

# ***TORNADO-3x***

TMS320C3x Floating-Point DSP Systems and Universal TMS320 DSP Emulators  
for ISA-bus PC and MicroPC Host Computers

## *User's Guide*

covers:  
TORNADO-31 rev.4A  
TORNADO-31Z rev.3A  
TORNADO-31M rev.1B  
TORNADO-33 rev.1A

**MicroLAB Systems Ltd**

59a Beskudnikovsky blvd, 127486, Moscow, RUSSIA

phone/fax: +7-(095)-485-6332 Email: [info@mlabsys.com](mailto:info@mlabsys.com) WWW: [www.mlabsys.com](http://www.mlabsys.com)

## CAUTION

Фирма *МикроЛАБ Системс Лтд (МЛС)* оставляет за собой право вносить любые изменения и прекращать выпуск и поддержку любых изделий и программного обеспечения, упоминаемых в настоящем документе, без какого-либо предварительного уведомления, если иное специально не оговаривается. *МЛС* рекомендует своим покупателям пользоваться подлинными и самыми последними версиями фирменных информационных документов и осуществлять предварительное консультирование с фирмой перед размещением заказа, чтобы быть уверенным, что настоящая информация достоверна и применима на текущий момент.

*МЛС* гарантирует качество и соответствие технических параметров поставляемой продукции приведенной технической спецификации. Всякое тестирование и проверка продукции производятся фирмой в степени и объемах, необходимых для поддержки настоящей гарантии. Какое-либо дополнительное тестирование и проверка продукции на соответствие другим требованиям проводятся лишь и только в случаях, выполняемых по специальным заказам, или тогда, когда это специально оговаривается.

*МЛС* не несет никакой ответственности за правильность функционирования и работоспособность оборудования и программного обеспечения, разработанного и изготовленного с применением продукции (или отдельных ее компонентов) фирмы, если это не подтверждено специальным фирменным сертификатом *МЛС*.

Продукция *МЛС* не предназначена для применения в аппаратуре, системах или изделиях для поддержки жизнедеятельности. Применение продукции *МЛС* в таком оборудовании категорически запрещено без специального письменного подтверждения от *МЛС* или оригинального фирменного сертификата *МЛС*.

## IMPORTANT NOTICE

Настоящая продукция предназначена для использования в составе лабораторного тестового и научно-исследовательского оборудования. *МЛС* не несет ответственности за работоспособность настоящей продукции в составе другого типа оборудования и/или в отличных от специфицированных условиях эксплуатации. При повреждениях настоящей продукции, вызванных ее применением в составе другого типа оборудования и/или условий эксплуатации, гарантийные обязательства аннулируются без какого-либо возмещения ущерба и ремонт производится за счет покупателя.

Настоящая продукция генерирует, использует и может излучать радиочастотную энергию, которая может создавать радиочастотные помехи для другой аппаратуры, несмотря на все конструктивные и другие меры, предпринятые для минимизации создаваемых помех. Однако, в случае возникновения помех для работы другой аппаратуры покупатель должен сам и за свой счет принять меры для их устранения или уменьшения.

## ITEMS OF LICENSE AGREEMENT

Никакие части настоящего документа, аппаратные и программные части настоящей продукции не могут быть реассемблированы, ретрассированы и/или изменены с целью восстановления и/или изменения электрической схемы, конструкции, алгоритма работы или принципа функционирования любыми методами, воспроизведены, скопированы, запомнены в архивах с возможностью воспроизведения, а также переданы по средствам связи в любом виде и любыми методами, будь то электронные, механические, копировальные, фотографические, записывающие или другие, без предварительно выданного фирменного письменного разрешения от *МЛС*. Нарушение настоящего положения вне зависимости от приобретения настоящей продукции и/или документа трактуется как нарушение авторских прав и преследуется по закону.

Приобретение настоящей продукции автоматически означает согласие покупателя с положениями лицензионного соглашения, равно как и другими положениями закона об авторских правах. Нарушение настоящих положений, равно как и других положений закона об авторских правах, трактуется как нарушение авторских прав, преследуется по закону и автоматически ведет к аннулированию всех обязательств *МЛС* по поддержке настоящей продукции.

Copyright © 1993-2000, MicroLAB Systems Ltd. All rights reserved.

## About this Document

This user's guide contains description for *TORNADO-3x* (*TORNADO-31* rev.4A, *TORNADO-31Z* rev.3A, *TORNADO-31M* rev.1B and *TORNADO-33* rev.1A) 32-bit floating-point digital signal processing (DSP) systems with TMS320C31/VC33 DSP for ISA-bus PC and ISA-bus MicroPC host computers.

This document does not include detail description neither for TI TMS320C3x/VC33 DSP nor for the corresponding software and hardware applications. To get the corresponding information please refer to the following documentation:

1. ***TMS320C3x User's Guide.*** Texas Instruments Inc, SPRU031D, USA, 1994.
2. ***TMS320VC33 DSP.*** Texas Instruments Inc, SPRS087A, USA, 1999.
3. ***TMS320C3x/C4x Code Composer User's Guide.*** Texas Instruments Inc, USA, 1999.
4. ***TMS320C3x C Source Debugger User's Guide.*** Texas Instruments Inc, SPRU053D, USA, 1994.
5. ***TMS320 Floating-Point DSP Optimizing C Compiler User's Guide.*** Texas Instruments Inc, SPRU034B, USA, 1995.
6. ***TMS320 Floating-Point DSP Assembly Language Tools User's Guide.*** Texas Instruments Inc, SPRU035B, USA, 1995.
7. ***MIRAGE-510DX/UECMX User's Guide.*** MicroLAB Systems Ltd, 1999.

## Warranty

The warranty period for all hardware and software products manufactured by MicroLAB Systems Ltd is *one year* after shipment. MicroLAB Systems Ltd guarantees free of charge repair or replacement for the manufacturer caused damaged products during warranty period. Software updates will be sent free of charge to the customer during warranty period.

## Product registration procedure

Although all products shipped from MicroLAB Systems are already assigned to particular customer or distributor, it is highly recommended that the end-user register each hardware/software product purchased from MicroLAB Systems in order to get free product updates and free technical support within the warranty period.

The registration procedure is as easy as the following:

- open the PRODUCT REGISTRATION FORM from the REGISTER.TXT file, which is supplied on every product software support diskette found with every MicroLAB Systems product
- if you are unable to locate the REGISTER.TXT file on your product software support diskette(s), call/email MicroLAB Systems, advise your email address, and we'll email this file to you
- fill in the applicable fields of the PRODUCT REGISTRATION FORM (be sure to specify your name, address, phone/fax, email address, purchased product name and s/n#, and the product receive date)
- return the PRODUCT REGISTRATION FORM to MicroLAB Systems either via email or fax.

Note, that the product purchase from MicroLAB Systems should be registered within 90 days after the date of the product shipment from MicroLAB Systems.

## If you need assistance, documentation or information...

Should you need technical assistance for purchased MicroLAB Systems Ltd products, or if you want to order additional documentation, or if you want to get latest information about MicroLAB Systems Ltd products, please email, call, fax or post to MicroLAB Systems Ltd customer support service:

*address:* 59a Beskudnikovsky blvd, 127486, Moscow, RUSSIA.  
*MicroLAB Systems Ltd*

*phone/fax:* +7-(095)-485-6332

*information request:* [info@mlabsys.com](mailto:info@mlabsys.com)

*technical support:* [support@mlabsys.com](mailto:support@mlabsys.com)

*product registration:* [register@mlabsys.com](mailto:register@mlabsys.com)

*WWW:* <http://www.mlabsys.com>

*FTP:* <ftp://ftp.mlabsys.com>

## Trademarks

*TORNADO-3x, TORNADO-4x, TORNADO-54x, TORNADO-P6x, TORNADO-P3x, TORNADO-PX, TORNADO-SX, TORNADO-E, TORNADO-EL, MIRAGE-510DX, UECMX, PIOX-Link* are trademarks of *MicroLAB Systems Ltd*

*TMS320, XDS510, Code Composer* are trademarks of *Texas Instruments Inc*

*VIRTUOSO* is a trademark of *Eonic Systems Inc*

*WINDOWS* is a trademark of *Microsoft Corporation*

*MicroPC* is a trademark of *Octagon Systems Inc*

Other trademarks and company names used are trademarks of their respective holders.

# Contents

<b>Chapter 1. Introduction</b>	<b>1</b>
1.1 General Information	1
1.2 Host PC Specifications	5
1.3 Technical Specification	5
<b>Chapter 2. System Architecture and Construction</b>	<b>9</b>
2.1 <i>TORNADO-3x</i> System Architecture	9
2.2 Shared Bus	16
2.3 TMS320C3x DSP Environment	20
2.4 Host ISA-bus Memory Interface	27
2.5 Host ISA-bus I/O Interface	35
2.6 Parallel I/O Expansion Interface (PIOX and PIOX-16) site of <i>TORNADO-31</i>	48
2.7 Serial I/O Expansion Interface (SIOX) sites	58
2.8 Emulation Tools for <i>TORNADO-3x</i>	66
2.9 Software Development Tools	79
<b>Chapter 3. Installation and Configuration</b>	<b>81</b>
3.1 Setting I/O Base Address for Host ISA-bus I/O Interface	81
3.2 Setting Interrupt Request Line for Host PC	81
3.3 Installation of <i>TORNADO-3x</i> Mainboard into Host PC	82
3.4 Configuring Memory Base Address for Host ISA-bus Memory Interface	82
3.5 Installation of SRAM banks for <i>TORNADO-31Z/31M</i>	83
3.6 Installation of <i>UECMX</i> DCM onto <i>TORNADO-31/31Z/33</i> Mainboard	89
3.7 Installation of Emulation Controller Chip ( <i>ECC</i> ) onto <i>TORNADO-31M</i> Mainboard	91
<b>Chapter 4. Utility Software</b>	<b>95</b>

4.1	<i>TORNADO-3x</i> Control Center ( <i>T3CC.EXE</i> )	95
4.2	<i>TORNADO-3x</i> COFF Loader Utility ( <i>T3COFF.EXE</i> )	100
4.3	<i>BSF</i> -files	103
4.4	Creating and Editing <i>BSF</i> -files	105
4.5	<i>TORNADO-3x</i> <i>BSF</i> -file Loader ( <i>T3BSFLD.EXE</i> )	108
<b>Appendix A. On-board Jumpers, Connectors and Sockets.</b>		<b>113</b>
<b>Appendix B. Glossary of Terms.</b>		<b>119</b>

## Figures

<i>Fig.1-1a.</i>	<i>TORNADO-31</i> DSP system with SIOX and PIOX-16 DCM, <i>UECMX</i> emulator DCM and external JTAG pod.	2
<i>Fig.1-1b.</i>	<i>TORNADO-31Z</i> DSP system with SIOX DCM, <i>UECMX</i> emulator DCM and external JTAG pod.	2
<i>Fig.1-1c.</i>	<i>TORNADO-31M</i> DSP system with SIOX DCM and <i>ECC</i> emulation controller.	3
<i>Fig.1-1d.</i>	<i>TORNADO-33</i> DSP system with SIOX and PIOX-16 DCM, <i>UECMX</i> emulator DCM and external JTAG pod.	3
<i>Fig.2-1a.</i>	Architecture of <i>TORNADO-31</i> mainboard.	9
<i>Fig.2-1b.</i>	Architecture of <i>TORNADO-31Z</i> mainboard.	10
<i>Fig.2-1c.</i>	Architecture of <i>TORNADO-31M</i> mainboard.	10
<i>Fig.2-1d.</i>	Architecture of <i>TORNADO-33</i> mainboard.	11
<i>Fig.2-2a.</i>	Construction of <i>TORNADO-31</i> mainboard.	12
<i>Fig.2-2b.</i>	Construction of <i>TORNADO-31Z</i> mainboard.	12
<i>Fig.2-2c.</i>	Construction of <i>TORNADO-31M</i> mainboard.	13
<i>Fig.2-2d.</i>	Construction of <i>TORNADO-33</i> mainboard.	13
<i>Fig.2-3.</i>	Timing diagram of SB read cycle invoked by ISA-bus memory interface.	31
<i>Fig.2-4.</i>	Timing diagram for SB access cycle invoked by ISA-bus memory interface with SB locking using <i>SB_GLOCK</i> bit.	34
<i>Fig.2-5.</i>	Timing diagram for SB access cycle invoked by ISA-bus memory interface with SB locking using <i>SB_LOCK</i> bit.	34
<i>Fig.2-6a.</i>	Installation of PIOX DCM onto <i>TORNADO-31/33</i> mainboard.	49
<i>Fig.2-6b.</i>	Installation of PIOX-16 DCM onto <i>TORNADO-31/33</i> mainboard.	50
<i>Fig.2-7.</i>	PIOX-16 connector pinout (top view).	51
<i>Fig.2-8.</i>	PIOX connector pinout (top view).	51
<i>Fig.2-9a.</i>	Timing diagram of PIOX/PIOX-16 data transfer for <i>TORNADO-31</i> .	54
<i>Fig.2-9b.</i>	Timing diagram of PIOX/PIOX-16 data transfer for <i>TORNADO-33</i> .	55
<i>Fig.2-10.</i>	Physical dimensions for PIOX (A) and PIOX-16 (B) DCMs.	58
<i>Fig.2-11.</i>	SIOX sites connection diagram for <i>TORNADO-3x</i> .	59
<i>Fig.2-12a.</i>	<i>TORNADO-31/33</i> mainboard with SIOX-A and SIOX-B DCMs.	60
<i>Fig.2-12b.</i>	<i>TORNADO-31/33</i> mainboard with SIOX-A and <i>UECMX</i> DCMs..	60
<i>Fig.2-12c.</i>	<i>TORNADO-31Z</i> mainboard with SIOX-A and SIOX-B DCMs.	61

<i>Fig.2-12d. TORNADO-31Z</i> mainboard with SIOX-A and UECMX DCMs..	61
<i>Fig.2-12e. TORNADO-31M</i> mainboard with SIOX DCM for installation into standard desktop PC chassis.	62
<i>Fig.2-12f. TORNADO-31M</i> mainboard with SIOX DCM for installation into industrial MicroPC™ chassis.	63
<i>Fig.2-13. SIOX</i> connector pinout (top view).	63
<i>Fig.2-14. Physical dimensions</i> for SIOX DCMs.	66
<i>Fig. 2-15. On-board MPSPD emulation path of TORNADO-31/31Z.</i>	67
<i>Fig. 2-16. Connection of external MPSPD emulator to TORNADO-31/31Z board.</i>	68
<i>Fig. 2-17. Connection of UECMX to MPSPD port of TORNADO-31/31Z on-board DSP.</i>	69
<i>Fig. 2-18. On-board MPSPD path of TORNADO-31M.</i>	70
<i>Fig. 2-19. Connection of external MPSPD emulator to TORNADO-31M.</i>	71
<i>Fig. 2-20. Connection of ECC to MPSPD port of TORNADO-31M on-board DSP.</i>	71
<i>Fig. 2-21. On-board JTAG path for connection external JTAG emulator to TORNADO-33.</i>	72
<i>Fig. 2-22. Connection of external JTAG emulator to single TORNADO-33 board.</i>	74
<i>Fig. 2-23. Connection of external JTAG emulator to multiple TORNADO-33 boards.</i>	74
<i>Fig. 2-24. On-board JTAG path for connection UECMX to TORNADO-33.</i>	75
<i>Fig. 2-25. Connection of UECMX to single TORNADO-33 board.</i>	76
<i>Fig. 2-26. Connection of UECMX to multiple TORNADO-33 boards.</i>	77
<i>Fig. 2-27a. Using UECMX for emulation of external TMS320 DSP via optional MPSPD/JTAG pod at TORNADO-31/31Z DSP systems.</i>	77
<i>Fig. 2-27b. Using UECMX for emulation of external TMS320 DSP via optional MPSPD/JTAG pod at TORNADO-33 DSP systems.</i>	78
<i>Fig.3-1. SRAM/PLCC chip for TORNADO-31Z/31M.</i>	84
<i>Fig.3-2a. Installation of SRAM/PLCC chip into the SRAM bank socket on TORNADO-31Z mainboard.</i>	85
<i>Fig.3-2b. Installation of SRAM/PLCC chip into the SRAM bank socket on TORNADO-31M mainboard.</i>	86
<i>Fig.3-3. Installation of SRAM/DIP chips into sockets S4..S8 of TORNADO-31Z on-board SRAM bank #0 (A: - installation of SRAM/DIP chips in DIP-28 package; B: - installation of SRAM/DIP chips in DIP-32 package).</i>	88
<i>Fig.3-4. Installation of UECMX module onto the TORNADO-31/31Z/33 mainboard.</i>	90
<i>Fig.3-5. Installation of emulation controller chip (ECC) onto TORNADO-31M board.</i>	92
<i>Fig.4-1. Structure of BSF-file comprising of N sections.</i>	104



<i>Fig.A-1a.</i>	On-board layout for <i>TORNADO-31</i> .	113
<i>Fig.A-1b.</i>	On-board layout for <i>TORNADO-31Z</i> .	114
<i>Fig.A-1c.</i>	On-board layout for <i>TORNADO-31M</i> .	114
<i>Fig.A-1d.</i>	On-board layout for <i>TORNADO-33</i> .	115

## Tables

<i>Table 2-1.</i> Valid SB address areas and SB data ready wait states.	17
<i>Table 2-2.</i> Address space for TMS320C3x DSP on <i>TORNADO-3x</i> .	21
<i>Table 2-3.</i> ISA-bus memory base address for <i>SMP</i> .	28
<i>Table 2-4.</i> Data formats for host SB data cycles..	33
<i>Table 2-5a.</i> ISA-bus I/O base address for host ISA-bus I/O interface for <i>TORNADO-31/33</i> .	35
<i>Table 2-5b.</i> ISA-bus I/O base address for host ISA-bus I/O interface for <i>TORNADO-31Z</i> .	36
<i>Table 2-5c.</i> ISA-bus I/O base address for host ISA-bus I/O interface for <i>TORNADO-31M</i> .	37
<i>Table 2-6.</i> Register set of Host ISA-bus I/O interface.	37
<i>Table 2-7.</i> Bits and bit fields of <i>CONTROL REGISTER</i> .	39
<i>Table 2-8.</i> Flag registers for <i>TORNADO-3x</i> .	40
<i>Table 2-9.</i> <i>SYS_STATUS_FRG</i> flag register bits.	42
<i>Table 2-10.</i> Output flags, which are generated on writes to <i>T31_1A_FLAG_CONTROL_RG</i> flag pseudo-register.	44
<i>Table 2-11.</i> <i>DSP_STATUS_FRG</i> flag register bits.	44
<i>Table 2-12.</i> ISA-bus I/O base address for on-board emulation controller ( <i>ECC</i> ) of <i>TORNADO-31M</i> .	48
<i>Table 2-13.</i> PIOX-16 signal description.	52
<i>Table 2-14.</i> PIOX-X32-bit add-on connector signal description.	53
<i>Table 2-15.</i> PIOX/PIOX-16 Data Ready Controller Operation Modes for <i>TORNADO-31</i> DSP System.	56
<i>Table 2-16.</i> SIOX signal specification.	64
<i>Table 3-1.</i> SRAM bank size for <i>TORNADO-31Z/31M</i> .	86
<i>Table 3-2.</i> Setting SRAM/DIP chips type for SRAM bank #0 of <i>TORNADO-31Z</i> .	88
<i>Table 4-1.</i> Structure of global <i>BSF</i> -file descriptor.	104
<i>Table 4-2.</i> Structure of <i>BSF</i> -file section descriptor.	105
<i>Table A-1.</i> On-board switches for <i>TORNADO-3x</i> .	115
<i>Table A-2a.</i> On-board configuration jumpers for <i>TORNADO-31/31Z/31M</i> .	115
<i>Table A-2b.</i> On-board configuration jumpers for <i>TORNADO-33</i> .	116
<i>Table A-3a.</i> On-board connectors and headers for <i>TORNADO-31/31Z/31M</i> .	116

<i>Table A-3b.</i> On-board connectors and headers for <i>TORNADO-33</i> .	116
<i>Table A-4.</i> On-board sockets for <i>TORNADO-31Z/31M</i> .	117



# Chapter 1. Introduction

This chapter contains general description for *TORNADO-3x* DSP systems, which comprise of *TORNADO-31*, *TORNADO-31Z*, *TORNADO-31M* and *TORNADO-33* DSP systems.

## CAUTION

*TORNADO-3x* DSP systems are designed to accommodate high-performance 32-bit floating-point TMS320C3x DSP from Texas Instruments Inc.

## CAUTION

'*TORNADO-3x*' notation denotes that the supplied information is applicable to all *TORNADO-3x* DSP systems (*TORNADO-31*, *TORNADO-31Z*, *TORNADO-31M* and *TORNADO-33* products).

Should information be a product specific, then the name of the corresponding product (*TORNADO-31*, *TORNADO-31Z*, *TORNADO-31M* or *TORNADO-33*) will be highlighted.

## 1.1 General Information

*TORNADO-3x* are high performance floating-point DSP systems and universal TMS320 emulators for host ISA-bus PC and industrial MicroPC (from Octagon Systems Inc) computers.

*TORNADO-3x* product line comprises of *TORNADO-31*, *TORNADO-31Z*, *TORNADO-31M* and *TORNADO-33* DSP systems, which feature modular system design using daughter-card modules (DCM), compatible host PC ISA-bus interface, and compatible TMS320C3x/VC33 DSP environment. The only differences imply to the on-board DSP performance (either 60 MFLOPS TMS320C31 or upward compatible 150 MFLOPS TMS320VC33 DSP), user memory upgrade feature, PIOX/SIOX DCM expansion facilities and emulation facilities.

*TORNADO-31/31Z/33* plug into 16-bit ISA-bus slot of standard host PC, whereas *TORNADO-31M* plugs into 8-bit ISA-bus slot of either conventional host PC or industrial MicroPC computer.



Fig.1-1a. TORNADO-31 DSP system with SIOX and PIOX-16 DCM, UECMX emulator DCM and external JTAG pod.




Fig.1-1b. TORNADO-31Z DSP system with SIOX DCM, UECMX emulator DCM and external JTAG pod.



Fig.1-1c. TORNADO-31M DSP system with SIOX DCM and ECC emulation controller.



Fig.1-1d. TORNADO-33 DSP system with SIOX and PIOX-16 DCM, UECMX emulator DCM and external JTAG pod.

The following are only few of many application areas for *TORNADO-3x* DSP systems:

- *real-time DSP and signal acquisition*
- *fax/modem communication*
- *vocoders and speech signal processing*
- *audio and acoustics signal processing*
- *multimedia*
- *radars*
- *digital radio*
- *instrumentation and industrial*
- *medical and biomedical*
- *universal emulator for TI C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP (TORNADO-31/31Z/33 only with UECMX emulator DCM and external MPSD/JTAG pod)*
- *TMS320C3x DSP evaluation and education*
- *many more ...*

*TORNADO-3x* utilize either 60 MFLOPS TMS320C31 or upward compatible 150 MFLOPS TMS320VC33 32-bit floating-point DSP. *TORNADO-31*, *TORNADO-31Z* and *TORNADO-31M* are based around TMS320C31 DSP with 60 MFLOPS performance and 2 Kwords on-chip static RAM, whereas *TORNADO-33* utilizes TMS320VC33 DSP, which features x2.5 times higher DSP performance and x17 times larger on-chip static RAM for program and data.

*TORNADO-3x* feature up to 1Mx32 on-board static RAM (SRAM) for program and data. *TORNADO-31*, and *TORNADO-33* DSP systems do not allow on-board SRAM upgrade, whereas *TORNADO-31Z* and *TORNADO-31M* allow memory upgrade by the user.

*TORNADO-3x* feature on-board shared bus (SB) architecture, which shares access to the on-board SRAM and PIOX resources between the on-board TMS320C3x DSP and host ISA-bus memory interface. Host ISA-bus memory interface provides access to SRAM and PIOX both in random and block data transfer modes in parallel with DSP operation and almost without consuming the DSP time.

*TORNADO-3x* feature optional facility for installation of serial I/O expansion (SIOX) DCMs from a variety of AD/DA and digital I/O SIOX modules for real-time instrumentation, industrial and speech, telecommunication and audio signal processing applications.

*TORNADO-3x* feature optional facility for installation of parallel I/O expansion (PIOX/PIOX-16) DCMs from a variety of AD/DA and digital I/O PIOX/PIOX-16 daughter-cards modules for high-speed real-time instrumentation, industrial, telecom, as well as for speech and audio signal processing applications.

*TORNADO-3x* use scan-path emulation control for the on-board TMS320C3x DSP in order to debug TMS320C3x resident DSP software. Scan-path emulation control of the on-board TMS320C3x DSP is available either via external TI XDS510 or MicroLAB' *MIRAGE-510DX* scan-path emulators, or by means of optional emulation controller chip (ECC) for *TORNADO-31M* or optional emulation control DCM (UECMX) for *TORNADO-31/31Z/33*. ECC plugs into dedicated on-board socket of *TORNADO-31M*, whereas UECMX plugs into dedicated on-board DCM site of *TORNADO-31/31Z/33* DSP system. Both ECC and UECMX are low cost replacements for TI XDS510 and MicroLAB's *MIRAGE-510DX* scan-path emulators and run under identical industry standard TI C3x HLL Debugger and TMS320C3x/C4x Code Composer IDE. Furthermore, UECMX allows optional connection to external MPSD and JTAG pods (which are the pods used with MicroLAB's *MIRAGE-510DX* scan-path emulator) in order to emulate any external TI C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP using either TI HLL Debuggers or Code Composer IDE. This converts *TORNADO-31/31Z/33* DSP systems into universal emulator for all TI TMS320 DSPs.



TORNADO-3x software development tools include TI Floating-point TMS320 DSP C compiler and Assembly language tools.

TORNADO-3x are supported by a variety of industry standard 3<sup>rd</sup> party DSP software tools, that include real-time operating systems (RTOS), DSP algorithm development and simulation tools, digital filter design tools, DSP/vector/math function libraries, vocoder/fax/modem function libraries, and many more...

TORNADO-3x provide unique burn-in device serial codes, that are available for host software and might be used for hardware copyright protection for software vendors and DSP system integrators.

1.2 Host PC Specifications

TORNADO-3x require that host ISA-bus IBM PC configuration should be at least 80386SX CPU and provides at least one 16-bit ISA-bus slot.

In order to learn minimum PC requirements for running TMS320C3x DSP software development and debugging tools, refer to the corresponding documentation from TI as well as to MicroLAB’ “MIRAGE-510DX/UECMX User’s Guide“.

1.3 Technical Specification

The following are the technical specifications for the TORNADO-3x system specified for the temperature +25°C of the environment.

<u>Parameter description</u>	<u>parameter value</u>
power supply voltage	+5V for TORNADO-3x mainboard, ±5V/±12V for PIOX/SIOX DCMs
power consumption (with 128Kx32 SRAM installed)	+5V@1.3A (TORNADO-31/31Z/31M)  +5V@1.1A (TORNADO-33)
DSP type and performance	60 MFLOPS TMS320C31 DSP (TORNADO-31/31Z/31M)  150 MFLOPS TMS320VC33 DSP (TORNADO-33)
physical dimensions	168x118 mm (TORNADO-31/31Z/33)  125x114 mm (TORNADO-31M)

operating temperature	0..+60°C
I/O expansion sites for optional DCMs	<i>SIOX (serial I/O expansion DCM site) :</i> TORNADO-31/31Z/33 (2), TORNADO-31M (1)  <i>PIOX/PIOX-16 (parallel I/O expansion DCM site) :</i> TORNADO-31/33 (1).
On-board emulation facility	<i>site for UECMX emulator DCM :</i> (TORNADO-31/31Z/33 )  <i>socket for ECC emulation controller chip</i> (TORNADO-31M)
<i>host ISA-bus interface:</i>	
number of I/O ports	8
size of ISA-bus memory page in the PC UMB memory address area for SB access via host ISA-bus memory interface	32Kx8
timeout control time for SB granting and SB data ready	4 us
host IRQ lines	IRQ 3, 4, 5, 6, 7, 10, 11, 12, 15 (TORNADO-31/31Z/33)  IRQ 3, 4, 5, 6, 7 (TORNADO-31M:)
<i>on-board SRAM:</i>	
maximum on-board SRAM capacity	1Mx32 0ws (TORNADO-31/31Z/31M)  1Mx32 1ws (TORNADO-33)
on-board SRAM upgrade feature	TORNADO-31Z/31M only
SRAM/PLCC-68 chips type	64K/128K/256K/512Kx32 (TORNADO-31Z/31M)
maximum SRAM capacity (using SRAM/DIP chips)	128Kx32 0ws (TORNADO-31Z)
SRAM/DIP chips type	8K/32K/64K/128Kx8 (TORNADO-31Z)
number of SRAM/DIP chips installed into SRAM bank #0	4 (TORNADO-31Z)

access time for SRAM/DIP chips

$\leq 15$  ns  
(*TORNADO-31Z*)

SRAM/DIP chips package type

DIP-28/DIP-32 300MIL  
(*TORNADO-31Z*)



## Chapter 2. System Architecture and Construction

This chapter contains description for system architecture and construction, host ISA-bus interface, SIOX/PIOX I/O expansion sites and emulation facilities for *TORNADO-3x* DSP systems.

### 2.1 *TORNADO-3x* System Architecture

*TORNADO-3x* DSP systems are designed to plug into 16-bit ISA-bus slot (*TORNADO-31/31Z/33*) and into 8-bit ISA-bus slot (*TORNADO-31M*) of host PC. Architectures for all *TORNADO-3x* DSP systems is presented at fig.2-1.




Fig.2-1a. Architecture of *TORNADO-31* mainboard.




Fig.2-1b. Architecture of TORNADO-31Z mainboard.




Fig.2-1c. Architecture of TORNADO-31M mainboard.




Fig.2-1d. Architecture of *TORNADO-33* mainboard.

Main components of *TORNADO-3x* mainboards comprise of:

- 32-bit floating-point either *TMS320C31* or *TMS320VC33* DSP
- on-board static RAM (SRAM) for program and data
- serial I/O expansion interface (SIOX) sites
- 32/16-bit parallel I/O expansion interface (PIOX) site (*TORNADO-31/33*)
- host ISA-bus memory and I/O interfaces
- emulation controller chip (ECC) on *TORNADO-31M* or site for universal emulation control DCM (UECMX) on *TORNADO-31/31Z*.

The on-board TMS320C3x DSP, SRAM, PIOX and host PC ISA-bus memory interface are linked together by means of on-board *Shared Bus (SB)*. SB shares SRAM/PIOX resources between two 'SB masters', which can execute SB access cycles: the on-board TMS320C3x DSP chip and host ISA-bus memory interface. SB arbitration assumes that TMS320C3x DSP bus master has the highest SB priority. Host ISA-bus memory interface can access SB in-parallel with DSP on-chip operation without any software overhead on DSP and host sides and almost without consuming the DSP time.

Construction of the *TORNADO-3x* mainboards is presented at fig.2-2.




Fig.2-2a. Construction of *TORNADO-31* mainboard.




Fig.2-2b. Construction of *TORNADO-31Z* mainboard.





Fig.2-2c. Construction of *TORNADO-31M* mainboard.




Fig.2-2d. Construction of *TORNADO-33* mainboard.

### On-board TMS320C3x DSP

*TORNADO-31*, *TORNADO-31Z* and *TORNADO-31M* are based around the industry standard TMS320C31 32-bit floating point DSP with on-chip Harvard architecture, which provides 60 MFLOPS and 30 MIPS of peak performance and 2 Kwords on-chip static RAM for program and data.

**TORNADO-33** utilizes TMS320VC33 DSP, which is upward compatible with TMS320C31 DSP and features x2.5 times higher DSP performance (150 MFLOPS) and x17 times larger on-chip static RAM (34 Kwords) for program and data. TMS320VC33 DSP is hardware and software compatible with TMS320C31 DSP.

### Static RAM (SRAM)

**TORNADO-3x** DSP systems provides on-board static RAM (SRAM) for DSP program and data and for communication between host ISA-bus and DSP environments. SRAM is the SB resource.

**TORNADO-31** and **TORNADO-33** both feature up to 1Mx32 on-board SRAM, which is not user upgradable and is installed at the factory during board manufacturing. **TORNADO-31** provides 0ws access to the on-board SRAM, whereas **TORNADO-33** applies 1ws when accessing the on-board SRAM.

**TORNADO-31Z** features up to 1Mx32 0ws of the on-board SRAM, which comprises of two SRAM banks (#0..#1). The on-board SRAM of **TORNADO-31Z** is user-upgradable and each SRAM bank is designed to carry one plug-in 32-bit SRAM chip in PLCC package. SRAM bank #0 can also carry four SRAM/DIP chips in order to reduce memory cost.

**TORNADO-31M** features up to 1Mx32 0ws of the on-board SRAM, which comprises of two SRAM banks (#0..#1). The on-board SRAM of **TORNADO-31Z** is user-upgradable and each SRAM bank is designed to carry one plug-in SRAM/PLCC chip.

### Shared Bus (SB)

**TORNADO-3x** on-board SB delivers access to the on-board SRAM and PIOX shared resources for both on-board TMS320C3x DSP and host ISA-bus memory interface. The SB address space is 16Mx32 and comprises of SRAM memory area and PIOX I/O area. SB supports 8/16/32-bit data cycles with maximum throughput of 120 Mbyte/s for **TORNADO-31**, **TORNADO-31Z** and **TORNADO-31M** and 148 Mbyte/s for **TORNADO-33**. It is important to note, that all host accesses to the on-board SRAM and PIOX resources are performed concurrently with the DSP running and without any DSP software overhead.

### Host ISA-bus Interface

**TORNADO-3x** host ISA-bus interface was designed for DSP/system control and high-speed data transfer between host ISA-bus and on-board SB (SRAM and PIOX subspaces). Host ISA-bus interface includes:

- *ISA-bus memory interface* that performs SB access invoked by the ISA-bus memory requests
- *ISA-bus I/O interface* that provides **TORNADO-3x** system control and configuring of the SB access modes for ISA-bus memory interface.

Host ISA-bus memory interface is designed to access SB resources via 32Kx8 *shared memory page (SMP)*, which is mapped into ISA-bus UMB (Upper Memory Blocks) memory address space (above 640KB and below 1MB), which can be accessed both in PC x86 CPU real and protected operation modes. Once ISA-bus executes memory cycle within the address range of *SMP*, then the on-board **TORNADO-3x** ISA-bus memory interface generates request to SB access. Particular allocation of *SMP* onto SB address space is defines by *SB PAGE MAPPER* register from ISA-bus I/O interface. Host can access the SB data using any of 8/16/32-bit data cycles and features lowest SB access priority.

Base ISA-bus base memory addresses for host ISA-bus memory is setup by host software. ISA-bus memory interface can be switched off in case **TORNADO-3x** board is not used.

ISA-bus base I/O address for ISA-bus I/O interface is configured by the on-board SW1 DIP-switch into one of predefined ISA-bus I/O address areas.

### **Serial I/O Expansion Interface (SIOX)**

*TORNADO-3x* on-board SIOX interface sites are used for installation of AD/DA/DIO DCMs and comprises of signals for TMS320C3x DSP on-chip serial port, timers and interrupt control.

SIOX compatible DCMs include a variety of speech/fax/modem AD/DA, telecom interfaces, audio AD/DA, DAT interface, multichannel instrumentation AD/DA/DIO modules, and many more.

### **Parallel I/O Expansion Interface (PIOX)**

*TORNADO-31/33* feature PIOX/PIOX-16 interface site for installation of high-speed AD/DA/DIO DCMs. *TORNADO-31/33* PIOX/PIOX-16 interface is the 1Mx32 SB sub-space and can be accessed both by on-board TMS320C3x DSP and host ISA-bus memory interface.

PIOX/PIOX-16 interface comprise of SB address/data/strobe signals and TMS320C3x DSP on-chip timers and interrupt control. PIOX-16 interface features 16-bit address/data with 16-bit access only, whereas PIOX provides 32-bit data and 22-bit address buses with 8/16/32-bit data access. PIOX/PIOX-16 site is designed to accommodate both 32-bit PIOX DCMs, whereas PIOX-16 can accommodate only 16-bit PIOX-16 DCMs.

PIOX/PIOX-16 compatible DCM include a variety of off-the-shelf AD/DA/DIO DCM for instrumentation, high-speed I/O, DSP coprocessors for extending DSP performance of *TORNADO* DSP systems, and application specific I/O coprocessors.

### **Debugging Resident TMS320C3x DSP Software**

Resident TMS320C3x DSP software for *TORNADO-3x* DSP systems can be debugged using either TI XDS510 or MicroLAB' *MIRAGE-510DX* scan-path emulators. However, in order to minimize cost of debugging tools, the emulation controller chip (*ECC*) and emulation control DCM (*UECMX*) options are available. *ECC* is designed to plug into the dedicated on-board socket on *TORNADO-31M* mainboard, whereas *UECMX* is designed to plug into the dedicated DCM site on *TORNADO-31/31Z/33* mainboards. Both *ECC* and *UECMX* are low cost replacement for XDS510 and *MIRAGE-510DX* emulators and run under the industry standard TI C3x/C4x Code Composer IDE and C3x HLL Debuggers.

### **Debugging External TI TMS320 DSP Software with *TORNADO-31/31Z* and *UECMX***

*TORNADO-31/31Z/33* can convert into universal scan-path emulators for any external TMS320C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP. This requires the *UECMX* DCM installed onto *TORNADO-31/31Z/33* mainboard and optional MPSD (C3x) or JTAG (C2xx/VC33/C4x/C5x/C54x/C6x/C8x) pod attached to *UECMX* via the rear panel of PC. The MPSD and JTAG pods are the same pods as used with MicroLAB' *MIRAGE-510DX* emulator. The *UECMX* runs under the industry standard TI HLL Debuggers and Code Composer IDE.

## 2.2 Shared Bus

The *TORNADO-3x* on-board shared bus (SB) has 16Mx32 of data address space and supports 8/16/32-bit data cycles with the throughout performance of up to 120 Mbyte/s (*TORNADO-31/31Z/31M*) and 148 Mbyte/s (*TORNADO-33*) . SB is shared between the on-board TMS320C3x DSP chip and host ISA-bus memory interface masters and has SRAM and PIOX resources.

### On-board SRAM

*TORNADO-3x* on-board SRAM might be used as external DSP program/data memory area and for DSP-to-PC communication via host ISA-bus memory interface.

*TORNADO-31* and *TORNADO-33* both feature up to 1Mx32 on-board SRAM, which can accommodate SRAM chips in the SMT SOJ IC package. The on-board SRAM of *TORNADO-31* and *TORNADO-33* is not user upgradable and is installed at the factory during board manufacturing. *TORNADO-31* provides 0ws access to the on-board SRAM, whereas *TORNADO-33* applies 1ws when accessing the on-board SRAM.

*TORNADO-31Z* features up to 1Mx32 0ws of the user-upgradable on-board SRAM, which comprises of two SRAM banks (#0..#1). Each SRAM bank is designed to carry any of the plug-in 64K/128K/256K/512Kx32 SRAM/PLCC chip, and SRAM bank #0 can also carry four byte-wide SRAM/DIP chips in order to reduce total memory cost.. Both SRAM banks should have identical SRAM/PLCC chips installed in order to exclude 'memory holes' in DSP address space. Compatible SRAM/DIP chips can be 8K/32K/64K/128Kx8 in 300MIL DIP-28 and DIP-32 packages. The particular type of SRAM/PLCC chips installed is defined by on-board jumper J2, whereas the type of .SRAM/DIP chips installed is defined by the on-board jumper J3.

*TORNADO-31M* features up to 1Mx32 0ws of the on-board SRAM, which comprises of two SRAM banks (#0..#1). Each SRAM bank is designed to carry any of the plug-in 64K/128K/256K/512Kx32 SRAM/PLCC chip. Both SRAM banks should have identical SRAM/PLCC chips installed in order to exclude 'memory holes' in DSP address space. The particular SRAM/PLCC chip type is defined by the on-board jumper J2.

### SB Address Space

Valid SB address areas for *TORNADO-3x* DSP systems are listed in table 2-1.

The SB address space when accessed via host ISA-bus memory interface appears as a series of dual-access 32KB *shared memory pages (SMP)* that are mapped onto the predefined ISA-bus UMB (upper memory blocks) memory window by means of *SB PAGE MAPPER* register in host ISA-bus I/O interface. The SB can be accessed by host ISA-bus memory interface by means of random accesses to software variables or data arrays that are allocated within *SMP*, or by means of block data transfers between PC main memory and *SMP* using either host i80x286 CPU MOVSB/MOVSX/etc instructions or host DMA controller.

Table 2-1. Valid SB address areas and SB data ready wait states.

SB address subspace name	memory size	address range (wait states for <i>SB_READY</i> signal after SB has been granted)	
		for on-board TMS320C3x DSP (address in 32-bit words)	for host ISA-bus memory interface (address in 8-bit words)
<b>TORNADO-31/33 :</b> - SRAM 128K - SRAM 256K - SRAM 512K - SRAM 640K - SRAM 1M	128Kx32 256Kx32 512Kx32 640Kx32 1Mx32	000000H...01FFFFH 000000H...03FFFFH 000000H...07FFFFH 000000H...09FFFFH 000000H...0FFFFFFH  TORNADO-31: 0ws TORNADO-33: 1ws	00000000H...0003FFFFH 00000000H...000FFFFFFH 00000000H...001FFFFFFH 00000000H...0027FFFFH 00000000H...003FFFFFFH  TORNADO-31: 0ws TORNADO-33: 1ws
<b>TORNADO-31Z/31M :</b> SB SRAM bank #0: - jumper J2 is set to 64K - jumper J2 is set to 128K - jumper J2 is set to 256K - jumper J2 is set to 512K  SB SRAM bank #1: - jumper J2 is set to 64K - jumper J2 is set to 128K - jumper J2 is set to 256K - jumper J2 is set to 512K	64Kx32 128Kx32 256Kx32 512Kx32  64Kx32 128Kx32 256Kx32 512Kx32	000000H...00FFFFH 000000H...01FFFFH 000000H...03FFFFH 000000H...07FFFFH (0 ws)  010000H...01FFFFH 020000H...03FFFFH 040000H...07FFFFH 080000H...0FFFFFFH (0 ws)	00000000H...0003FFFFH 00000000H...0007FFFFH 00000000H...000FFFFFFH 00000000H...001FFFFFFH (0 ws)  00040000H...0007FFFFH 00080000H...000FFFFFFH 00100000H...001FFFFFFH 00200000H...003FFFFFFH (0 ws)
SB PIOX-16 area (TORNADO-31/33)	64Kx16 (only 16-bit LSW of 32-bit data word is valid)	F00000H...F0FFFFH (ws = $f(\text{PIOX\_READY})$ ) (refer to section 2.6 for details)	03C00000H...03C3FFFFH (ws = $f(\text{PIOX\_READY})$ with 4 usec timeout) (refer to section 2.6 for details)
SB PIOX area (TORNADO-31/33)	1Mx32	F00000H...FFFFFFFH (ws = $f(\text{PIOX\_READY})$ ) (refer to section 2.6 for details)	03C00000H...03FFFFFFFH (ws = $f(\text{PIOX\_READY})$ with 4 usec timeout) (refer to section 2.6 for details)

Notes:

1. Refer to table 2-2 for other unlisted address areas for on-board TMS320C3x DSP.
2. Unlisted SB address areas are reserved and are not recommended for access from host ISA-bus memory interface.

### SB Data Ready Signal

SB has internal *SB\_READY* signal that is generated by passive addressed device (SRAM or PIOX) in order to acknowledge that SB data are valid after SB is granted to the SB requestor. When SB is accessed by the on-board TMS320C3x DSP master, the *SB\_READY* signal is logically connected to the *READY* pin of TMS320C3x DSP chip, whereas for accesses from host ISA-bus memory interface the *SB\_READY* signal is

automatically processed by the SB access controller of ISA-bus memory interface. Table 2-1 lists data wait times for corresponding SB data accesses for valid SB address areas.

### CAUTION

Access to the on-board SRAM is performed without wait states (0ws) for *TORNADO-31/31Z/31M* and with one wait state (1ws) for *TORNADO-33*.

Access to the reserved SB areas from host PC ISA-bus memory interface for *TORNADO-3x* DSP systems is not recommended and may result in 4 uS timeout.

Access to the reserved SB areas from on-board TMS320C3x DSP is not recommended and may result in infinite wait states.

### CAUTION

Access to PIOX area for *TORNADO-31/33* results in connection of internal *SB\_READY* signal to the *PIOX\_READY* signal generated by installed on-board PIOX READY signal generator and installed PIOX DCM.

### CAUTION

Access to PIOX/PIOX-16 area of *TORNADO-31/33* while PIOX/PIOX-16 DCM not installed results in missing *SB\_READY* signal.

If such SB access is performed by host ISA-bus memory interface of *TORNADO-31/33*, then 4 usec timeout will be applied by the on-board hardware.

If such SB access is performed by of *TORNADO-31/33* on-board TMS320C3x DSP, then TMS320C3x DSP may enter into infinite wait states in case DSP on-chip PRIMARY BUS CONTROL REGISTER (@808064H) is set incorrectly (refer to the "TMS320C3x DSP Environment" section later in this chapter).

## SB Data Cycle Formats

SB supports 8-bit, 16-bit and 32-bit data access cycles. The on-board TMS320C3x DSP master can access SB data using 32-bit data cycles only, whereas host ISA-bus memory interface can be configured for any of 8/16/32-bit SB data cycles.

Although host ISA-bus is actually the 16-bit data bus (8-bit data bus for *TORNADO-31M*), host ISA-bus memory interface of *TORNADO-3x* is able to support 32-bit SB access cycles. Once host ISA-bus cycle is addressing the SB area, then LSB/LSW or MSB/MSW are temporary stored in on-board register transceivers depending upon the memory read or memory write cycle is being performed correspondingly (see section 2.4).

### **SB Arbitration**

When SB is requested by any of the SB masters (TMS320C3x DSP or host ISA-bus memory interface), then some time is required to resolve the arbitration. This normally takes about 1..4 TMS320C3x DSP clock cycles.

In case TMS320C3x DSP is requesting SB while the latter is occupied by host ISA-bus memory interface, then DSP will wait until host ISA-bus memory interface will release SB. After SB is granted to DSP, it is holded by DSP in order to access the SB resources at maximum speed without arbitration delays between succeeding SB cycles.

In case host ISA-bus memory interface is requesting SB while the latter is being occupied by TMS320C3x DSP, then host ISA-bus memory interface has to wait until DSP will complete current SB access cycle and release SB.

When SB is requested by both DSP and host ISA-bus memory interface, then DSP has the highest SB access priority.

### **SB Locking**

The SB arbiter supports program *SB locking* in order to lock access to SB for processing of shared software semaphores or shared PIOX resources by on-board TMS320C3x DSP and host ISA-bus interface SB masters.

The SB locking by the on-board TMS320C3x DSP bus master is performed automatically when it executes the *LDII/LDFI* instructions. The corresponding SB unlocking is provided by execution of the *STII/STFI/SIGI* instructions. For more details refer to section 2.4 later in this chapter.

#### **CAUTION**

Time interval between execution of *LDII/LDFI* and *STII/STFI* instructions by the on-board TMS320C3x DSP should not exceed 4  $\mu$ sec.

The SB locking by host ISA-bus memory interface master is performed by means of setting *SB\_GLOCK* or *SB\_LOCK* bits of *CONTROL REGISTER* from host ISA-bus I/O interface. For more details refer to section 2.6 later in this chapter.



**CAUTION**

Continuous SB locking by host ISA-bus memory interface by means of setting *SB\_GLOCK* and *SB\_LOCK* bits can result in continuous pending of the on-board TMS320C3x DSP bus master and may lead to time distortions of real-time data processing.

## 2.3 TMS320C3x DSP Environment

*TORNADO-3x* on-board DSP is either the industry-standard 60 MFLOPS TMS320C31 (*TORNADO-31*, *TORNADO-31Z* and *TORNADO-31M*) or upward compatible 150 MFLOPS TMS320VC33 (*TORNADO-33*) 32-bit floating point DSP from TI.

TMS320C31 32-bit floating point DSP features with on-chip Harvard architecture, which provides 60 MFLOPS and 30 MIPS of peak performance and 2 Kwords on-chip static RAM for program and data. TMS320VC33 DSP is upward compatible with TMS320C31 DSP and features x2.5 times higher DSP performance (150 MFLOPS) and x17 times larger on-chip static RAM (34 Kwords) for program and data. TMS320VC33 DSP is hardware and software compatible with TMS320C31 DSP. Refer to original TI technical documentation for details about TMS320C3x DSP.

### *TMS320C3x DSP Address Space*

TMS320C3x DSP address space comprises of the address space for SB resources and DSP on-chip memory and peripherals (see table 2-2).



Table 2-2. Address space for TMS320C3x DSP on *TORNADO-3x*.

Address space of TMS320C3x DSP	address range (in 32-bit words)	data bits	value at DSP reset	access mode	wait states
<i>TORNADO-31/33</i> : - SRAM 128K - SRAM 256K - SRAM 512K - SRAM 640K - SRAM 1M	000000H...01FFFFH 000000H...03FFFFH 000000H...07FFFFH 000000H...09FFFFH 000000H...0FFFFFFH	32	-	r/w	0ws <i>TORNADO-31</i>  1ws <i>TORNADO-33</i>
<i>TORNADO-31Z/31M</i> : SB SRAM bank #0: - jumper J2 is set to 64K - jumper J2 is set to 128K - jumper J2 is set to 256K - jumper J2 is set to 512K  SB SRAM bank #1: - jumper J2 is set to 64K - jumper J2 is set to 128K - jumper J2 is set to 256K - jumper J2 is set to 512K	000000H...00FFFFH 000000H...01FFFFH 000000H...03FFFFH 000000H...07FFFFH  010000H...01FFFFH 020000H...03FFFFH 040000H...07FFFFH 080000H...0FFFFFFH	32	-	r/w	0 ws     0 ws
TMS320C3x DSP on-chip SRAM and registers (refer to original TI documentation for details)	800000H...809FFFFH	32	-	r/w	0 ws
<i>PXSX_RUN_RG</i> (PIOX/SIOX reset control register) ( <i>TORNADO-33</i> with bit <i>DSP_PXSX_SFT_RESET_EN</i> of <i>COMPAT_FRG</i> flag register set to '1' state)	900000H	2 (D0/D1)	0	r/w	1 ws
SB PIOX-16 area ( <i>TORNADO-31/33</i> )	F00000H...F0FFFFH (only 16-bit LSW of 32-bit data word is valid)				=f( <i>PIOX_READY</i> ) (refer to section 2.6 for details)
SB PIOX area ( <i>TORNADO-31/33</i> )	F00000H...FFFFFFFH				=f( <i>PIOX_READY</i> ) (refer to section 2.6 for details)

Notes:

1. Unlisted DSP address areas are reserved and are not recommended for access.

### SRAM area

*TORNADO-3x* on-board SRAM might be used as external DSP program/data memory area and for DSP-to-PC communication via host ISA-bus memory interface. SRAM is the SB resource.

For details about *TORNADO-3x* on-board SRAM and compatible SRAM chips refer to the corresponding subsection of section 'Shared Bus' earlier in this chapter.

### **PIOX/PIOX-16 Expansion DCM Site on TORNADO-31/33**

**TORNADO-31/33** provide 16/32-bit parallel I/O expansion (PIOX/PIOX-16) interface site for compatible AD/DA/DIO DCMs. PIOX/PIOX-16 area can be accessed both by the on-board TMS320C3x DSP and host ISA-bus memory interface. PIOX-16 features 16-bit address and data buses, whereas PIOX provides 32-bit data and 20-bit address buses. For details about PIOX/PIOX-16 interface refer to section 2.6 later in this chapter.

### **Configuring PRIMARY BUS CONTROL REGISTER of TMS320C3x DSP**

In order to benefit of full performance of TMS320C3x DSP for external SRAM access, and in order to provide correct processing of the on-board **SB\_READY** signal, be sure to set the TMS320C3x on-chip **PRIMARY BUS CONTROL REGISTER** (@808064H) as the following:

- for **TORNADO-31/33** DSP system:
  - ❑ 00000700H in case on-board SRAM is 128K or 256K
  - ❑ 00000500H in case on-board SRAM is 512K, 640K or 1M
- for **TORNADO-31Z/31M** DSP systems:
  - ❑ 00000800H in case on-board jumper J2 is set to 64K SRAM banks size
  - ❑ 00000700H in case on-board jumper J2 is set to 128K SRAM banks size
  - ❑ 00000600H in case on-board jumper J2 is set to 256K SRAM banks size
  - ❑ 00000500H in case on-board jumper J2 is set to 512K SRAM banks size

#### **CAUTION**

When TMS320C3x DSP of **TORNADO-31/33** accesses PIOX/PIOX-16 SB area while PIOX/PIOX-16 DCM is not installed (**PIOX\_READY** signal is not generated), then **SB\_READY** signal is not generated.

In this case the TMS320C3x DSP of **TORNADO-31/33** will enter into infinite wait states if TMS320C3x on-chip **PRIMARY BUS CONTROL REGISTER** (@808064H) is set to 00000700H or 00000500H values. In order to avoid this situation it is recommended to set the SWW and WTCNT fields of TMS320C3x on-chip **PRIMARY BUS CONTROL REGISTER** to SWW=10 and WTCNT=111 values correspondingly.

## CAUTION

When TMS320C3x DSP of *TORNADO-3x* DSP systems accesses the reserved SB areas, then *SB\_READY* signal is not generated.

### SB Locking by the on-board TMS320C3x DSP

SB locking technique is used for processing of shared software semaphores between DSP and host PC software, which can be allocated in on-board SRAM or PIOX shared resources.

SB locking/unlocking by the on-board TMS320C3x DSP master is performed automatically when DSP chips executes *LDII/LDFI/STII/STFI/SIGI* instructions (*Interlocked Operations*). The *LDII/LDFI/STII/STFI/SIGI* instructions assume automatic utilization of TMS320C3x on-chip *XF0/XF1* hardware flags (pins) for handshaking between the SB requester and SB arbiter. The *XF0* flag is used to lock/unlock the SB whereas the *XF1* always reads as '0' and is used to acknowledge the lock/unlock event. For more details refer to original TI documentation.

## CAUTION

The *XF0/XF1* flags/pins of *TORNADO-3x* on-board TMS320C3x DSP cannot be used as programmable I/O flags/pins by *TORNADO-3x* resident software.

The *IOF* on-chip register of TMS320C3x DSP should be set to 00000006H value in order to provide correct processing of *XF0/XF1* flags when executing *LDII/LDFI/STII/STFI/SIGI* instructions for SB locking by TMS320C3x DSP master.

When *XF0* flag is set to logical ‘1’ (this value is set as default on TMS320C3x DSP reset and after configuring the *IOF* DSP on-chip register), then there is no active SB locking from on-board TMS320C3x DSP, and both TMS320C3x DSP and host ISA-bus memory interface can access shared SB resources.

The *LDII/LDFI* instructions result in setting flag *XF0* to the *XF0*=0 state that corresponds to active SB locking by TMS320C3x DSP. When *XF0* flag is set to logical '0', then there is active SB locking from on-board TMS320C3x DSP, and SB access from host ISA-bus memory interface will be pending until SB will be unlocked by TMS320C3x DSP (*XF0* flag will be set to logical '1').

The *XF0*=0 state (SB is locked by DSP) is held by TMS320C3x DSP until TMS320C3x DSP will execute *STII/STFI/SIGI* instructions that reset flag *XF0* to the *XF0*=1 state. The SB lock-to-unlock time interval is not limited by *TORNADO-3x* hardware, however long duration of the SB lock event by DSP may cause timeout access faults for SB accesses by host ISA-bus memory interface.

The following is a software example that demonstrates processing of software shared semaphore using SB locking technique:

```
Wait_Sem_Free:  LDII  @Sem,R1      ; read semaphore using SB locking
                BZ    L1          ; check for semaphore is free (Sem=0)
                SIGI          ; semaphore is not free, unlock SB
```

```

        B    Wait_Sem_Free ; repeat semaphore wait cycle
L1:  LDI    1,R1           ; semaphore is free
      STII  R1,@Sem       ; set semaphore (Sem=1) and unlock SB
      ...                ; perform some processing with the semaphore
      ...                ; being set (Sem=1)
      LDII  @Sem,R1       ; reset semaphore (Sem=0) using SB locking
      LDI   0,R1
      STII  R1,@Sem       ; save semaphore and unlock SB
      ...

```

*TORNADO-3x* provides hardware timeout control for SB granting wait time for host ISA-bus memory access. This hardware timeout interval is setup to 4  $\mu$ sec. In case timeout will occur due to SB locking by DSP, the *SB\_ERROR* flag in *FLAG STATUS REGISTER* of host ISA-bus I/O interface will be set to the *SB\_ERROR*=1 state. This will result in cancellation of all further SB requests from host ISA-bus memory interface until the *SB\_ERROR* flag will be reset to the *SB\_ERROR*=0 state by host PC software.

#### CAUTION

Time interval between execution of *LDII/LDFI* and *STII/STFI* instructions by the on-board TMS320C3x DSP should not exceed 4  $\mu$ sec in order to avoid timeout on host-to-SB access..

### Generating Request to Host PC

*TORNADO-3x* can generate attention request (interrupt request) from the on-board TMS320C3x DSP to host PC CPU in order to synchronize between program execution in host and on-board DSP environments. This request is called *MH\_RQ* (master to host request).

The *MH\_RQ* is generated when the on-board TMS320C3x DSP executes *IACK* (*interrupt acknowledge*) instruction. Execution of *IACK* instruction sets *MH\_RQ* flag in *FLAG STATUS REGISTER* of host ISA-bus I/O interface into the *MH\_RQ*=1 state. The address pointer, which should be specified with the *IACK* instruction is ignored.

The following is the TMS320C3x DSP software example, which generates request to the host PC:

```

...
LDI 0,AR5
IACK *AR5           ; generation of request to host PC
...

```

Setting *MH\_RQ*=1 can also generate active interrupt request to host PC in case the *MH\_RQ\_IE* bit in *CONTROL REGISTER* of host ISA-bus I/O interface is set to the *MH\_RQ\_IE*=1 state. The *MH\_RQ* flag state can be also polled by host PC software when reading *FLAG STATUS REGISTER* of host ISA-bus I/O interface. For more details about how to process *MH\_RQ* flag via host ISA-bus I/O interface refer to section 2.5 later in this chapter.

### Processing Request from Host PC

*TORNADO-3x* can generate attention request (interrupt request) from host PC to TMS320C3x DSP in order to synchronize between the program execution in host and on-board DSP environments. This request is called *HM\_RQ* (host-to-master request).

The *HM\_RQ* is generated when host PC sets *SET\_HOST\_TO\_MASTER\_REQUEST* flag in host ISA-bus I/O interface by means of setting *FLAG\_SELECTOR\_REGISTER* to the *SET\_HOST\_TO\_MASTER\_REQUEST* value and succeeding writing to *FLAG CONTROL REGISTER* of host ISA-bus I/O interface. This results in generation of *INT3* external hardware interrupt for the on-board TMS320C3x DSP. Application software for the TMS320C3x DSP should provide processing of *INT3* hardware interrupt request in accordance with application requirements. For more details about how to generate *HM\_RQ* flag via host ISA-bus I/O interface refer to section 2.5 later in this chapter.

### External Hardware Interrupts for TMS320C3x DSP

*TORNADO-3x* on-board TMS320C3x DSP supports four external hardware interrupt requests (*INT0...INT3*) with the *INT0* request having the highest priority. These requests correspond to the following events:

- *INT0...INT2* interrupt requests are generated by SIOX/PIOX DCMs
- *INT3* is known as *HM\_RQ* (host-to-master request from host PC to the TMS320C3x DSP) and should be processed as described in subsection “*Processing Request from Host PC*” earlier in this section.

#### CAUTION

*INT0...INT2* interrupt request inputs on *TORNADO-3x* DSP systems are falling edge triggered inputs and allow both static and single-shot *INT0...INT2* interrupt request signals generated by from SIOX/PIOX DCMs. High-to-low transition on *INT0...INT2* interrupt request inputs will generate one active interrupt request for the on-board TMS320C3x DSP.

### SIOX DCM Sites

*TORNADO-3x* provide two serial I/O expansion interface (SIOX) sites (SIOX-A and SIOX-B) for compatible AD/DA/DIO DCMs.

*TORNADO-31/31Z/33* allow installation of either one standard SIOX daughter-cad module or of two SIOX-bus DCMs. *TORNADO-31M* allows installation of only one SIOX or SIOX-bus DCM in either horizontal (recommended for installation into regular PC chassis) or vertical orientation (recommended for installation into MicroPC chassis).

SIOX sites comprise of the TMS320C3x DSP-on-chip serial port control lines, DSP-on-chip timers TM-0/TM-1 input/output, *INT0..2* external interrupt requests and  $\pm 5\text{v}/\pm 12\text{v}$  ISA-bus power supply lines. For details about SIOX sites refer to section 2.7 later in this chapter.

### Reset Signals for SIOX/PIOX DCM Sites

SIOX and PIOX/PIOX-16 DCM sites of *TORNADO-3x* provide reset signal in order to reset SIOX and PIOX/PIOX-16 on-board DCM hardware.

**CAUTION**

*TORNADO-31/31Z/31M* DSP systems provide common reset signal for SIOX and PIOX/PIOX-16 DCM sites, which is identical to the DSP reset signal, which is controlled by host ISA-bus I/O interface via *M\_GO* bit of *CONTROL REGISTER*.

*TORNADO-33* features upward compatibility with *TORNADO-31/31Z/31M* DSP systems for generation of reset signal for SIOX and PIOX/PIOX-16 DCM sites. The compatibility issue is controlled by host PC software via *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface (refer to section “Host ISA-bus I/O Interface” later in this chapter) as the following:

- in case the *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface is set to logical ‘0’ state, then *TORNADO-33* features the same mechanism for generation of reset signal for SIOX and PIOX/PIOX-16 DCM sites as it is done in *TORNADO-31/31Z/31M* DSP systems. This mode is set as default on PC power-on and PC reset conditions.

**CAUTION**

In case the *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface is set to logical ‘0’ state, then the DSP environment of *TORNADO-33* DSP system features full compatibility with DSP environment for *TORNADO-31* DSP system and partial compatibility with DSP environment for *TORNADO-31Z/31M* DSP systems, which does not provide on-board PIOX/PIOX-16 DCM site.

This mode is set as default on PC power-on and PC reset condition, and can be used in order to run DSP software for *TORNADO-31/31Z/31M* DSP systems at *TORNADO-33* DSP system without any modification.

- in case the *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface is set to logical ‘1’ state, then *TORNADO-33* does not provide hardware compatibility *TORNADO-31/31Z/31M* DSP systems for generation of reset signal for SIOX and PIOX/PIOX-16 DCM sites. In this mode *TORNADO-33* allows generation of individual reset signals for SIOX and PIOX/PIOX-16 DCM sites by means of *PXSX\_RUN\_RG* register, which can be set by DSP software only and is not the SB resource.

**CAUTION**

In case the *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface is set to logical ‘1’ state, then the DSP software of *TORNADO-33* must release reset signals for SIOX and PIOX/PIOX-16 DCM prior to communicate with DCM hardware. This is the only incompatibility issue between DSP software for *TORNADO-33* DSP system and *TORNADO-31/31Z/31M* DSP systems.

This mode allows DSP software controlled initialization of the SIOX and PIOX/PIOX-16 DCM hardware for *TORNADO-33* and enhanced synchronization between DCM operation and DSP software.

*PXSX\_RUN\_RG* register comprises of bits for individual ‘RESET’ control of PIOX/PIOX-16 and SIOX DCM sites. *PXSX\_RUN\_RG* register can be set by the TMS320C3x DSP software only (refer to table 2-2). Note, that when writing or reading to/from *PXSX\_RUN\_RG* register, only bits D0/D1 are valid.

***PXSX\_RUN\_RG* Register for *TORNADO-33* (r/w)**

x	x	x	x	x	x		<i>SX_RUN</i> (r/w, 0+)	<i>PX_RUN</i> (r/w, 0+)
bit-31...bit-8	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

In case the DSP is in the ‘RUN’ state (refer to section 2.5 for more details), then the corresponding reset signals for SIOX/PIOX expansion interface sites might be released by writing ‘1’ value to the corresponding bit of *PXSX\_RUN\_RG* register, and this will allow operation of the corresponding SIOX/PIOX DCM hardware. The *SX\_RUN* bit of *PXSX\_RUN\_RG* register corresponds to the reset signal for both SIOX DCM sites of *TORNADO-33* DSP system, whereas *PX\_RUN* bit corresponds to the reset signal for both PIOX/PIOX-16 DCM site. Writing logical ‘0’ to the corresponding bit of *PXSX\_RUN\_RG* register, which is also the default value on the DSP reset condition, will set the corresponding reset signal for SIOX/PIOX DCM sites.

## 2.4 Host ISA-bus Memory Interface

Host ISA-bus memory interface is designed for high-speed data transfer between host PC environment and *TORNADO-3x* on-board SB resources (SRAM/PIOX) without any software overhead for both host PC and on-board TMS320C3x DSP.

### Operation Description

The SB address space via host ISA-bus memory interface appears as a series of dual-access 32KB *shared memory pages* (*SMP*), which are mapped onto the ISA-bus UMB (upper memory blocks, above 640KB and below 1MB of ISA-bus memory address) memory window by means of *SB PAGE MAPPER* register from host ISA-bus I/O interface.

SB can be accessed by host ISA-bus memory interface by means of random accesses to software variables or data arrays allocated within current *SMP*, or by means of block data transfers between PC memory/HDD and current *SMP* by means of either host i80x86 CPU MOVSB/MOVSW/etc instructions or host DMA controller.

Host ISA-bus memory interface issues SB request and provides SB access using 8-/16/32-bit data cycles each time host PC performs ISA-bus memory read/write cycle within the ISA-bus **SMP** address range. Particular selection of the UMB area should be done by host software by programming the **ISA\_MI\_BADDR\_FRG** flag register from host ISA-bus I/O interface.

### **SMP ISA-bus Memory Base Address**

**SMP** ISA-bus memory base address can be set within the ISA-bus UMB (upper memory blocks) memory address range by programming **ISA\_MI\_BADDR\_FRG** flag register from **TORNADO-3x** host ISA-bus I/O interface in accordance with predefined configuration settings in table 2-3. Only three least significant bits of **ISA\_MI\_BADDR\_FRG** flag register are valid, and all other bits are ignored on writes and reads as zeroes.

**ISA\_MI\_BADDR\_FRG Flag Register** (r/w)

0	0	0	0	0	MI_BA2 (r/w, +0)	MI_BA1 (r/w, +0)	MI_BA0 (r/w, +0)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

**Table 2-3.** ISA-bus memory base address for **SMP**.

ISA-bus memory base address for <b>SMP</b>	ISA-bus memory address range for <b>SMP</b>	bit settings for <b>ISA_MI_BADDR_FRG</b> flag register		
		bit#2 MI_BA2	bit#1 MI_BA1	bit#0 MI_BA0
<b>SMP is switched OFF</b>	-	0	0	0
B8000H	B8000H ... BFFFFH	0	0	1
C0000H	C0000H ... C7FFFH	0	1	0
C8000H	C8000H ... CFFFFH	0	1	1
D0000H	D0000H ... D7FFFH	1	0	0
D8000H	D8000H ... DFFFFH	1	0	1
E0000H	E0000H ... E7FFFH	1	1	0
E8000H	E8000H ... EFFFFH	1	1	1

Notes:

1. The highlighted configuration corresponds to PC power on default value.

**TORNADO-3x**, as well as other **TORNADO** DSP systems for ISA-bus host PC, offers control for **SMP** activity from host software, i.e. switching **SMP** to either 'ON' or 'OFF' state in ISA-bus memory address space.



**CAUTION**

*SMP* is activated and appears in ISA-bus memory address space after writing any non-zero value into *ISA\_MI\_BADDR\_FRG* flag register in accordance with table 2-3.

*SMP* is deactivated and disappears from ISA-bus memory address space after writing the zero value o *ISA\_MI\_BADDR\_FRG* flag register.

Software control over *SMP* activity in *TORNADO-3x* delivers optimal utilization of UMB area in host PC and allows multiple *TORNADO* DSP systems to share the same UMB area within one PC environment.

### Addressing the SB data via Host ISA-bus Memory Interface

The host ISA-bus memory interface provides access to the following SB areas (see table 2-1):

- *SRAM* area
- *PIOX/PIOX-16* I/O area (for *TORNADO-31/33* only).

Particular selection of *SMP*, which has the size 32KB and which can be allocated within any SB area in accordance with table 2-1, is performed by 16-bit *SB PAGE MAPPER* register from host ISA-bus I/O interface. For details about the *SB PAGE MAPPER* register programming please refer to subsection “*SMP PAGE MAPPER REGISTER*” in section “Host ISA-bus I/O Interface” later in this chapter. The *SB PAGE MAPPER* register bit format is as the following:

<b>SB PAGE MAPPER (LSB) (r/w)</b>							
A20 (TORNADO-31/33) (r/w, +0)	A19 (r/w, +0)	A18 (r/w, +0)	A17 (r/w, +0)	A16 (r/w, +0)	A15 (r/w, +0)	A14 (r/w, +0)	A13 (r/w, +0)
0 (TORNADO-31Z/31M)							
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

<b>SB PAGE MAPPER (MSB) (r/w)</b>							
0	0	0	0	0	A23 (TORNADO-31/33) (r/w, +0)	A22 (TORNADO-31/33) (r/w, +0)	A21 (TORNADO-31/33) (r/w, +0)
					0 (TORNADO-31Z/31M)	0 (TORNADO-31Z/31M)	0 (TORNADO-31Z/31M)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

**CAUTION**

*TORNADO-3x* provides absolute addressing for SB data when SB is accessed by host ISA-bus memory interface (refer to table 2-1).

The following are few examples for setting the SB address and *SB PAGE MAPPER* register when accessing the SB data from host ISA-bus memory interface:

- *Example 1:* TMS320C3x DSP address is 0x000005 for accessing the location within the SRAM bank #0. The corresponding address for host ISA-bus memory interface will be 0x0014 with the *SMP* #0x0000, i.e. the *SB PAGE MAPPER* should be programmed to the 0x0000 hex value.
- *Example 2:* TMS320C3x DSP address is 0x080004 for accessing the location within the SRAM. The corresponding address for host ISA-bus memory interface will be 0x0010 with the *SMP* #0x0040, i.e. the *SB PAGE MAPPER* should be programmed to the 0x0040 hex value.
- *Example 3:* TMS320C3x DSP address is 0xC0400A for accessing the location within the PIOX/PIOX-16 area (*TORNADO-31/33* only). The corresponding address for host ISA-bus memory interface will be 0x0028 with the *SMP* #0x0602, i.e. the *SB PAGE MAPPER* should be programmed to the 0x0602 hex value.
- *Example 4:* TMS320C3x DSP address is 0x809800 for accessing DSP on-chip memory area. There is no way to access the DSP on-chip memory area from host ISA-bus memory interface.

### Accessing SB Data from PC Host Software via ISA-bus Memory Interface

Once *TORNADO-3x* host ISA-bus memory interface provides direct mapping of 32KB *SMP* onto ISA-bus UMB window, then the following host-to-SB data transfer techniques are applicable:

- *random access to variables or data arrays* allocated anywhere within the *SMP* by host PC software
- *block data transfers using MOVs/MOVSB/MOVSW instructions* of host PC i80x86 CPU
- *block data transfers under control of host PC DMA controller* using memory-to-memory or memory-to-port transfer cycles.

### Operation Description for ISA-bus Memory Interface

The SB access from host ISA-bus memory interface is performed under hardware control of the on-board programmable *SB Access Controller* from ISA-bus interface of *TORNADO-3x*. Timing diagram for SB read cycle, which is invoked by ISA-bus memory interface, is presented at fig.2-3. Understanding of *SB Access Controller* operation is recommended for those applications, which require perfect evaluation of possible time delays when accessing the SB data from ISA-bus memory interface.




Fig.2-3. Timing diagram of SB read cycle invoked by ISA-bus memory interface.

### CAUTION

Each host request from host ISA-bus memory interface to SB will set the upcoming TMS320C3x DSP request to SB (SRAM/PIOX) pending upon completing of host request, and, therefore will introduce delays into real-time functionality of DSP software.

Host ISA-bus memory interface of *TORNADO-3x* DSP System is designed to minimize these delays to a minimum of available.

Host request to SB data will not introduce any time delays into operation of TMS320C3x DSP in case the latter is executing the program from on-chip cache or on-chip memory while accessing the DSP on-chip data memory.

Any request to the *SMP* memory address space on the host ISA-bus (*ISA\_MR*=0 or *ISA\_MW*=0) will result in activation of host ISA-bus memory interface, which will immediately generate request to SB arbiter (*SB\_RQ*=0) and set ISA-bus data ready signal to 'NOT READY' state (*ISA\_RDY*=0). Host ISA-bus interface will stay in this state until SB will be granted (*SB\_ACK*=0) by SB arbiter to host ISA-bus memory interface. SB will be granted at least after  $T_{wa}$ =66ns (*TORNADO-31/31Z/31M*) or  $T_{wa}$ =27ns (*TORNADO-33*) time delay. After that, the SB access cycle will be generated by host ISA-bus memory interface with *SB\_STB* signal set to the *SB\_STB*=0 active state. Host ISA-bus memory interface will now wait for *SB\_READY* signal comes true (*SB\_READY*=0) in order to finish current SB access cycle. SB data ready signal *SB\_READY* will come true (*SB\_READY*=0) after  $T_{wdr}$  delay, which depends upon the SB area being addressed and particular *TORNADO* DSP system (see table 2-1). Minimum delay for *SB\_READY* data ready signal is  $T_{wdr}$ =0ns, which corresponds to access to the on-board SRAM area for *TORNADO-31/31Z/31M* DSP systems (this parameter is 27ns or 1ws for *TORNADO-33* DSP system), whereas access to the PIOX/PIOX-16 area for *TORNADO-31/33* DSP systems requires minimum wait-state conditions with further awaiting for *PIOX\_READY* signal (refer to section 2.6 later in this chapter). After the *SB\_READY* signal is set active, then the *SB\_RQ* signal is removed (*SB\_RQ*=1) and *ISA\_RDY* signal is set to *ISA\_RDY*=1 state in order to finish current ISA-bus memory access cycle. *SB\_ACK* signal will return to its inactive state (*SB\_ACK*=1) within  $T_{wr}$ =33ns (*TORNADO-31/31Z/31M*) or  $T_{wr}$ =14ns (*TORNADO-33*) after *SB\_RQ* will be removed (*SB\_RQ*=1).

### SB Access Timeout Control

*TORNADO-3x* provides hardware control for timeout conditions of SB granting and *SB\_READY* signal in case SB is accessed by host ISA-bus memory interface. This is required in order to avoid infinite pending and crashing of host PC environment.

Hardware timeout margins for both the SB granting and SB data ready signals are set to 4 usec. Once either of SB granting or *SB\_READY* timeout condition occurs, then the *SB\_ERROR* bit in the *SYS\_STAT\_FRG* flag register from host ISA-bus I/O interface will set to the *SB\_ERROR*=1 state. This will cancel current SB request from host ISA-bus memory interface with the read-back (or write) data undefined. The *SB\_ERROR* bit will stay in the *SB\_ERROR*=1 state until it will be cleared by host PC software via *CLEAR\_SB\_ERROR\_FRG* write-only flag register.

#### CAUTION

While the *SB\_ERROR* bit is in the *SB\_ERROR*=1 state, then the succeeding SB requests from host ISA-bus memory interface will proceed as normal, however there is no way to define that another SB granting or *SB\_READY* timeout conditions will occur until the *SB\_ERROR* bit will be cleared by host PC software.

It is recommended that host PC software will either check the *SB\_ERROR* bit status after every SB access cycle from host ISA-bus memory interface, or host ISA-bus I/O interface is configured to generate PC interrupt request on the *SB\_ERROR* condition.

### Data Formats for Host SB Data Access Cycles

*TORNADO-3x* supports 8/16/32-bit SB data cycles for SB access from host ISA-bus memory interface. Host ISA-bus memory interface offers special advanced features in order to minimize induced time delays into functionality of TMS320C3x DSP while the latter accesses the SB data.

Although PC can access *SMP* data using any of 8-bit or 16-bit ISA-bus memory cycles, the on-board hardware allows temporary storage of transferred data in order to reduce number of accesses to SB in case the accessed data format is either 16-bit or 32-bit data words.

The format of SB data cycle, when SB is accessed via host ISA-bus memory interface, can be by host software by means of programming the *SB\_CCL* bit field {*SB\_CCL-0*,*SB\_CCL-1*} of *CONTROL REGISTER* from host ISA-bus I/O interface in accordance with table 2-4.

Table 2-4. Data formats for host SB data cycles..

Format of SB data cycle	SB_CCL bit field setting of <i>CONTROL REGISTER</i> from ISA-bus I/O interface		description
	SB_CCL-0	SB_CCL-1	
8-bit data cycle (set as default on host PC reset)	0	0	Host SB request is generated for <i>TORNADO-31M</i> DSP system each time host PC CPU executes ISA-bus memory read/write cycle within <i>SMP</i> ISA-bus memory address range via 8-bit ISA-bus memory interface. This cycle is also generated when <i>TORNADO-31/31Z/33</i> DSP systems execute 8-bit memory access within <i>SMP</i> via 16-bit ISA-bus memory interface. Actual byte selection within the addressed SB 32-bit word is performed by ISA-bus address bits {A0, A1}. <i>SMP</i> appears as the 32KB linear byte space.
16-bit data cycle	1	0	Host SB request is generated when host PC CPU performs either ISA-bus memory read cycle for even (A0=0) byte or ISA-bus memory write cycle for odd (A0=1) byte within the <i>SMP</i> ISA-bus memory address range. This cycle is also generated by <i>TORNADO-31/31Z/33</i> DSP systems in case host PC CPU performs ISA-bus memory read/write cycle for 16-bit words allocated at the even (A0=0) address boundary within <i>SMP</i> . When this data cycle format is set and host PC CPU performs 8-bit memory accesses to other bytes of 16-bit words, then no SB data cycle is generated and data is read/written from/to the on-board bidirectional register transceivers. Actual 16-bit word selection within the addressed SB 32-bit word is performed by ISA-bus address bit A1. <i>SMP</i> appears as a linear 16Kx16 space of 16-bit words.
32-bit data cycle	0 1	1 1	SB data cycle is generated only when host CPU performs ISA-bus memory read of the least significant byte (A0=A1=0) or memory write of the most significant byte (A0=A1=1) of the 32-bit memory words within <i>SMP</i> ISA-bus memory address range. When host CPU accesses other bytes of the <i>SMP</i> then no SB data cycle is generated and data is read/written from/to the on-board bidirectional register transceivers. SB data are transferred as 32-bit data words. <i>SMP</i> appears as a linear 8Kx32 space of 32-bit words.

Notes:

1. The highlighted configuration corresponds to PC power on default setting.

Data format for host SB data access cycle can be changed by host software during *TORNADO-3x* operation and depends upon user requirements for host and resident DSP software.

8-bit data cycles are the recommended selection when host software either assumes *SMP* to appear as a linear set of bytes (8-bit words), which are not grouped into 16-bit or 32-bit words, or when host software may require access to SB data as any of 8/16/32-bit memory words. In this case the SB data cycle is generated each time when host PC CPU or DMA controller perform ISA-bus *SMP* memory access cycle. This mode is universal for accessing 8/16/32-bit memory data, however it delivers lower performance for accessing 16-bit or 32-bit memory words than it can be done using 16-bit or 32-bit data cycles.

16-bit data cycles are the recommended selection when host software assumes **SMP** to appear as a linear set of either 16-bit words, which are not grouped into 32-bit words. In this case the SB data cycle is generated when host PC CPU either reads even **SMP** memory bytes or writes to odd **SMP** memory bytes. The 16-bit host data cycle format normally saves about 50% time required for equivalent 8-bit SB access cycles when accessing 16/32-bit memory data words. This mode is universal for accessing 16/32-bit memory data, however it delivers lower performance for accessing 32-bit memory words than it can be done using 32-bit data cycles.

32-bit data cycles are the recommended selection when host software assumes **SMP** to appear as a linear set of 32-bit words. In this case the SB data cycle is generated when host PC CPU either reads least significant byte of 32-bit **SMP** memory words or writes to most significant byte of 32-bit **SMP** memory words. The 32-bit data cycle format normally saves about 75% time required for equivalent 8-bit SB access cycles when accessing 32-bit memory data words.

### SB Locking by ISA-bus Memory Interface

SB locking by ISA-bus memory interface is useful for preventing SB access from TMS320C3x DSP while processing shared semaphores allocated in SRAM/PIOX shared SB resources.

SB locking by ISA-bus memory interface can be set by host PC software by means of programming either the **SB\_GLOCK** bit or **SB\_LOCK** bit of **CONTROL REGISTER** from ISA-bus I/O interface.

Timing diagrams of SB locking using **SB\_GLOCK** and **SB\_LOCK** bits are presented at fig. 2-4 and fig. 2-5.




Fig.2-4. Timing diagram for SB access cycle invoked by ISA-bus memory interface with SB locking using **SB\_GLOCK** bit.




Fig.2-5. Timing diagram for SB access cycle invoked by ISA-bus memory interface with SB locking using **SB\_LOCK** bit.

**CAUTION**

SB locking by ISA-bus memory interface using *SB\_GLOCK* and *SB\_LOCK* bits of *CONTROL REGISTER* from ISA-bus I/O interface should be used for short-time SB locking.

Continuous SB locking by ISA-bus memory interface using *SB\_GLOCK* and *SB\_LOCK* bits may result in continuous pending of TMS320C3x DSP (in case it accesses SB data) and may lead to significant time distortions of real-time data processing.

## 2.5 Host ISA-bus I/O Interface

*TORNADO-3x* host ISA-bus I/O interface is designed for *TORNADO-3x* system control, configuring of ISA-bus memory interface and interrupt handshaking between host PC and TMS320C3x DSP.

### *I/O Base Address of the Host ISA-bus I/O Interface*

Host ISA-bus I/O interface occupies eight 8-bit registers inside ISA-bus I/O address space. Base address of host ISA-bus I/O interface is defined by the on-board DIP-switch SW1 (see fig.2-2) in accordance with table 2-5.

Table 2-5a. ISA-bus I/O base address for host ISA-bus I/O interface for *TORNADO-31/33*.

ISA-bus I/O base address	ISA-bus I/O address range	button SW1-3	button SW1-2	button SW1-1
300H	300H..307H	OFF	OFF	OFF
310H	310H..317H	OFF	OFF	ON
320H	320H..327H	OFF	ON	OFF
330H	330H..337H	OFF	ON	ON
340H	340H..347H	ON	OFF	OFF
350H	350H..357H	ON	OFF	ON
360H	360H..367H	ON	ON	OFF
370H	370H..377H	ON	ON	ON

Notes: 1. Highlighted configuration corresponds to the factory setting.

Table 2-5b. ISA-bus I/O base address for host ISA-bus I/O interface for *TORNADO-31Z*.

ISA-bus I/O base address	ISA-bus I/O address range	button SW1-4	button SW1-3	button SW1-2	button SW1-1
210H	210H..217H	OFF	OFF	OFF	OFF
220H	220H..227H	OFF	OFF	OFF	ON
230H	230H..237H	OFF	OFF	ON	OFF
260H	260H..267H	OFF	OFF	ON	ON
280H	280H..287H	OFF	ON	OFF	OFF
2A0H	2A0H..2A7H	OFF	ON	OFF	ON
300H	300H..307H	OFF	ON	ON	OFF
310H	310H..317H	OFF	ON	ON	ON
320H	320H..327H	ON	OFF	OFF	OFF
330H	330H..337H	ON	OFF	OFF	ON
340H	340H..347H	ON	OFF	ON	OFF
350H	350H..357H	ON	OFF	ON	ON
360H	360H..367H	ON	ON	OFF	OFF
370H	370H..377H	ON	ON	OFF	ON
218H	218H..21FH	ON	ON	ON	OFF
228H	228H..22FH	ON	ON	ON	ON

Notes: 1. Highlighted configuration corresponds to the factory setting.



Table 2-5c. ISA-bus I/O base address for host ISA-bus I/O interface for *TORNADO-31M*.

ISA-bus I/O base address	ISA-bus I/O address range	button SW1-2	button SW1-1
340H	340H..347H	OFF	OFF
350H	350H..357H	OFF	ON
360H	360H..367H	ON	OFF
370H	370H..377H	ON	ON

Notes: 1. Highlighted configuration corresponds to the factory setting.

### ISA-bus I/O Interface Registers

List of *TORNADO-3x* ISA-bus I/O interface registers is presented in table 2-6.

Table 2-6. Register set of Host ISA-bus I/O interface.

Register #	register address	access mode	reset value	description
#0	BA+0	r/w	00H	SB PAGE MAPPER (LSB)
#1	BA+1	r/w	00H	SB PAGE MAPPER (MSB)
#2	BA+2	r/w	00H	CONTROL REGISTER
#3	BA+3	r/w	r/w	FLAG DATA REGISTER or FLAG STATUS REGISTER FLAG CONTROL REGISTER
#403H	BA+0x403H	r/w	00H	FLAG SELECTOR REGISTER
#4	BA+4			reserved (do not use)
#5	BA+5			reserved (do not use)
#6	BA+6			reserved (do not use)
#7	BA+7			reserved (do not use)

Notes:

1. 'BA' denotes ISA-bus I/O base address of host ISA-bus I/O interface in accordance with table 2-5.

2. Register access modes: *r* - read only, *w* - write only, *r/w* - read/write.

### SB PAGE MAPPER Register

Registers #0 and #1 of *TORNADO-3x* ISA-bus I/O interface are least significant byte (LSB) and most significant byte (MSB) correspondingly of 16-bit **SB PAGE MAPPER** register, which is used to set *SMP* SB base address within 16Mx32 SB area in the 8Kx32 (32Kx8 or 16Kx16) increments. Reset value for **SB PAGE MAPPER** register is 0x0000.

The **SB PAGE MAPPER LSB** register for *TORNADO-31/33* DSP systems comprises of bits *A13..A20* of SB address whereas **SB PAGE MAPPER MSB** comprises of bits *A21..A23* of SB address. Bits *D3..D7* of **SB PAGE MAPPER MSB** register are ignored during write operation and are read as zeros.

For *TORNADO-31/31Z* DSP systems the **SB PAGE MAPPER LSB** register comprises of bits *A13..A19* of SB address. Bit *D7* of **SB PAGE MAPPER LSB** register and all bits of **SB PAGE MAPPER MSB** register are ignored during write operation and are read as zeros.

For all *TORNADO-3x* DSP systems the *A0..A12* bits of SB address for 32-bit SB words within *SMP* are derived from ISA-bus memory address bits *ISA\_A2..ISA\_A14*, whereas address bits *ISA\_A0..ISA\_A1* are used to select particular byte or 16-bit word within addressed 32-bit *SMP* SB word.

**SB PAGE MAPPER (LSB) (r/w)**

<p><i>A20</i> (<i>TORNADO-31/33</i>) (r/w, +0)</p> <p>0 (<i>TORNADO-31Z/31M</i>)</p>	<p><i>A19</i> (r/w, +0)</p>	<p><i>A18</i> (r/w, +0)</p>	<p><i>A17</i> (r/w, +0)</p>	<p><i>A16</i> (r/w, +0)</p>	<p><i>A15</i> (r/w, +0)</p>	<p><i>A14</i> (r/w, +0)</p>	<p><i>A13</i> (r/w, +0)</p>
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

**SB PAGE MAPPER (MSB) (r/w)**

0	0	0	0	0	<p><i>A23</i> (<i>TORNADO-31/33</i>) (r/w, +0)</p> <p>0 (<i>TORNADO-31Z/31M</i>)</p>	<p><i>A22</i> (<i>TORNADO-31/33</i>) (r/w, +0)</p> <p>0 (<i>TORNADO-31Z/31M</i>)</p>	<p><i>A21</i> (<i>TORNADO-31/33</i>) (r/w, +0)</p> <p>0 (<i>TORNADO-31Z/31M</i>)</p>
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

### CONTROL REGISTER

Register #2 of *TORNADO-3x* ISA-bus I/O interface is known as **CONTROL REGISTER**. It is used for reset control of on-board TMS320C3x DSP, for configuration of ISA-bus memory interface and for DSP-to-host interrupt communication.

<b>CONTROL REGISTER (r/w)</b>							
<b>SB_ERROR_IE</b> (r/w, +0)	<b>MH_RQ_IE</b> (r/w, +0)	<b>SB_CCL-1</b> (r/w, +0)	<b>SB_CCL-0</b> (r/w, +0)	<b>SB_LOCK</b> (r/w, +0)	<b>SB_GLOCK</b> (r/w, +0)	<b>0</b> (reserved)	<b>M_GO</b> (r/w, +0)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

Table 2-7 contains detail description for bits and bit fields of **CONTROL REGISTER**. Note, that reserved bits of **CONTROL REGISTER** are ignored on writing and read as shown above.

**Table 2-7. Bits and bit fields of CONTROL REGISTER.**

<b>bit or bit field of CONTROL REGISTER</b>	<b>power on default value</b>	<b>description</b>
<b>M_GO</b>	0	On-board TMS320C3x DSP reset control: <ul style="list-style-type: none"> <li>'0' corresponds to the RESET state of on-board TMS320C3x DSP</li> <li>'1' corresponds to the RUN state of on-board TMS320C3x DSP (i.e. the on-board DSP is in the program execution mode)</li> </ul>
<b>SB_GLOCK</b>	0	Shared Bus Global Lock. With the <b>SB_GLOCK</b> =1 the SB access controller of ISA-bus memory interface generates immediate active SB locking.
<b>SB_LOCK</b>	0	Shared Bus Lock. With the <b>SB_LOCK</b> =1 the SB access controller of ISA-bus memory interface generates active SB locking starting from first next SB request cycle after the <b>SB_LOCK</b> bit is set to the <b>SB_LOCK</b> =1.
<b>SB_CCL-0, SB_CCL-1</b>	{0,0}	Shared Bus Cycle format selector for Host-to-SB accesses : <ul style="list-style-type: none"> <li>{0,0} corresponds to 8-bit host SB data transfer cycle</li> <li>{0,1} corresponds to 16-bit host SB data transfer cycle</li> <li>{1,0} correspond to 32-bit host SB data transfer cycle</li> <li>{1,1} is reserved, do not use</li> </ul>
<b>MH_RQ_IE</b>	0	Master TMS320C3x DSP to Host Request Interrupt Enable. If <b>MH_RQ_IE</b> =1 and <b>MH_RQ</b> =1, active interrupt request to host PC is generated. Host PC interrupt request is logical OR between ( <b>MH_RQ_IE</b> & <b>MH_RQ</b> ) and ( <b>SB_ERROR_IE</b> & <b>SB_ERROR</b> ) conditions.
<b>SB_ERROR_IE</b>	0	SB Error Interrupt Enable. If <b>SB_ERROR_IE</b> =1 and <b>SB_ERROR</b> =1, active interrupt request to host PC is generated. Host PC interrupt request is logical OR between ( <b>MH_RQ_IE</b> & <b>MH_RQ</b> ) and ( <b>SB_ERROR_IE</b> & <b>SB_ERROR</b> ) conditions.

### FLAG Registers

Registers #3 and #403H of **TORNADO-3x** ISA-bus I/O interface are used for auxiliary control (*flags*) of **TORNADO-3x**.

Optional flags (data bits and control signals) are comprised into a set of multiplexed 8-bit *flag registers*. Particular *flag register* is addressed by **FLAG SELECTOR REGISTER** (register #403H). Flags within a

currently addressed (selected) *flag register* can be read/written using I/O read/write operation into **FLAG DATA REGISTER** (register #3).

**FLAG SELECTOR REGISTER** defaults to the 00H reset value on PC power-on and has the following data format:

<b>FLAG SELECTOR REGISTER</b> (r/w)							
<i>FSEL-7</i> (r/w, +0)	<i>FSEL-6</i> (r/w, +0)	<i>FSEL-5</i> (r/w, +0)	<i>FSEL-4</i> (r/w, +0)	<i>FSEL-3</i> (r/w, +0)	<i>FSEL-2</i> (r/w, +0)	<i>FSEL-1</i> (r/w, +0)	<i>FSEL-0</i> (r/w, +0)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

List of available flag registers, which can be addressed by **FLAG SELECTOR REGISTER** in **TORNADO-3x**, is presented in table 2-8.

Table 2-8. Flag registers for **TORNADO-3x**.

<b>code written to FLAG SELECTOR REGISTER</b>	<b>name of addressed flag register (register #3)</b>	<b>description</b>
00H	r: SYS_STATUS_FRG w: T31_1A_FLAG_CONTROL_RG	<p>Not recommended for usage in <b>TORNADO-3x</b>. This flag register is provided for compatibility with <b>TORNADO-31</b> rev.1A/1B DSP system only. Use flag registers #10H/#20H/#30H instead in order to get the same results/</p> <p>In read mode, indicates current status of main run-time system flags of <b>TORNADO-3x</b> DSP systems (refer to subsection "SYS_STATUS_FRG Flag Register" later in this section).</p> <p>In write mode, delivers compatibility with <b>FLAG CONTROL REGISTER</b> of <b>TORNADO-31</b> rev.1A/1B DSP system. The flag codes listed below in this table (10H/20H/30H) can be loaded directly to <b>FLAG CONTROL REGISTER</b> in order to generate output flag signals (refer to subsection "Emulation of <b>TORNADO-31</b> rev.1A/1B Flag Control Protocol" later in this section). This procedure has limited functionality when <b>TORNADO-31</b> is installed into i80286 and i80386SX based host PC, and is not recommended for new software designs.</p>
10H	r: SYS_STATUS_FRG w: SET_HM_RQ_FRG	<p>In read mode, indicates current status of main run-time system flags of <b>TORNADO-3x</b> (refer to subsection "SYS_STATUS_FRG Flag Register" later in this section).</p> <p>In write mode, sets active <i>Host_to_Master_Request</i> (HM_RQ) via INT3 external interrupt request input for TMS320C3x DSP. Data written to SET_HM_RQ_FRG register is ignored.</p>

20H	r: <i>SYS_STATUS_FRG</i> w: <i>CLEAR_MH_RQ_FRG</i>	<p>In read mode, indicates current status of main run-time systems flags of <i>TORNADO-3x</i> DSP systems (refer to subsection “<i>SYS_STATUS_FRG Flag Register</i>” later in this section).</p> <p>In write mode, clears active <i>Master_to_Host_Request (MH_RQ)</i> flag in <i>SYS_STATUS_FRG</i> flag register. <i>Master_to_Host_Request</i> flag can be set by TMS320C3x DSP software in order to set attention or interrupt request to host PC. Data written to <i>CLEAR_MH_RQ_FRG</i> register is ignored. Host PC should perform this operation in the end of interrupt handler (in case <i>MH_RQ_IE</i>=1) after <i>MH_RQ</i> interrupt source has been identified.</p>
30H	r: <i>SYS_STATUS_FRG</i> w: <i>CLEAR_SB_ERROR_FRG</i>	<p>In read mode, indicates current status of main run-time systems flags of <i>TORNADO-3x</i> DSP systems (refer to subsection “<i>SYS_STATUS_FRG Flag Register</i>” later in this section).</p> <p>In write mode, clears <i>SB_ERROR</i> flag in <i>SYS_STATUS_FRG</i> flag register. <i>SB_ERROR</i> flag sets to the ‘1’ state by timeout controller during host-to-SB access from host ISA-bus memory interface in case the timeout condition occurs either for SB granting or for the SB ready signal. Data written to <i>CLEAR_MH_RQ_FRG</i> register is ignored. Host PC should perform this operation in the end of interrupt handler (in case <i>SB_ERROR_IE</i>=1) after <i>SB_ERROR</i> interrupt source has been identified. Also, host PC should perform this operation in the end of data transmission between host ISA-bus and SB in case active <i>SB_ERROR</i> flag is detected.</p>
60H	r: <i>DSP_STAT_FRG</i>	<i>DSP Status Register</i> . This flag register returns current state of <i>DSP_MLock</i> and <i>DSP_M_GO</i> control signals from the TMS320C3x DSP environment.
E0H	r/w: <i>ISA_MI_BADDR_FRG</i>	<i>ISA-bus Memory interface Base Address Register</i> . Sets ISA-bus memory base address for host ISA-bus memory interface of <i>TORNADO-3x</i> in accordance with table 2-3. Activates and deactivates host ISA-bus memory interface of <i>TORNADO-3x</i> DSP systems within UMB area of ISA-bus memory address space. Only three least significant bits of this register are valid, and all other bits are ignored and reads as zeros.
E2H	r/w: <i>ISA_ECC_BADDR_FRG</i> ( <i>TORNADO-31M</i> )	<i>ECC ISA-bus I/O Base Address Register</i> . Sets ISA-bus I/O base address for <i>TORNADO-31M</i> DSP system optional on-board emulation controller ( <i>ECC</i> ) in accordance with table 2-11. Activates and deactivates <i>ECC</i> within ISA-bus I/O address space. Only three least significant bits of this register are valid, and all other bits are ignored and reads as zeros.
E4H	r/w: <i>COMPAT_FRG</i> ( <i>TORNADO-33</i> )	<i>Compatibility Register</i> . Controls the mechanism for generation of reset signal for SIOX and PIOX/PIOX-16 DCM sites of <i>TORNADO-33</i> DSP system in order to select between the DSP software compatibility with <i>TORNADO-31/31Z/31M</i> DSP systems and enhanced synchronization between DSP software and DCM operation. Only D0 bits of this register is valid.

<i>F0H</i> <i>F1H</i>	r: <i>DEV_ID0_FRG</i> r: <i>DEV_ID1_FRG</i>	<i>Device Identifier and S/N Registers #0/#1</i> . These registers are read only and contain LSB and MSB of device ID for TORNADO-3x DSP systems.
--------------------------	--	---

Notes:

1. Unused codes for flag registers are reserved for future expansion.
2. Access modes: *r* - read only; *w* - write only; *r/w* - read and write.
3. Highlighted configuration corresponds to PC power-on and PC reset default setting.

Once flag register is selected by *FLAG\_SELECTOR REGISTER* in accordance with table 2-18, then current flag register status can be read *FLAG DATA REGISTER (FLAG STATUS REGISTER)* and new flag register settings can be written to *FLAG DATA REGISTER (FLAG CONTROL REGISTER)*. Note, that *FLAG STATUS REGISTER* and *FLAG CONTROL REGISTER* are actually read and write notations for *FLAG DATA REGISTER* that is available for both read and write operations. However, this makes useful sense since some of TORNADO-3x flag registers have different format for read and write operations.

### **SYS\_STATUS\_FRG Flag Register**

*SYS\_STATUS\_FRG* flag register comprises of main TORNADO-3x run-time system flags settings. It is available as read only register and has the following data format:

<b>SYS_STATUS_FRG Flag Register</b> (read only)							
<i>SB_ERROR</i> (r)	<i>MH_RQ</i> (r)	0	0	0	0	0	<i>SB_ACK</i> (r)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

Detail description for bits of *SYS\_STATUS\_FRG* read-only flag register is presented in table 2-9.

Table 2-9. *SYS\_STATUS\_FRG* flag register bits.

<b>bit name</b>	<b>power on default value</b>	<b>description</b>
<i>SB_ACK</i>	0	<i>SB Request Acknowledge</i> . <i>SB_ACK</i> =1 denotes that SB arbiter has granted SB access to host ISA-bus memory interface. <i>SB_ACK</i> flag can be read during active SB locking from host ISA-bus memory interface.
<i>MH_RQ</i>	0	<i>Master_to_Host Request (MH_RQ)</i> . <i>MH_RQ</i> =1 denotes that TMS320C3x DSP has generated active request to host PC CPU. <i>MH_RQ</i> flag will stay active ( <i>MH_RQ</i> =1) until it will be reset by host PC software by writing to <i>CLEAR_MH_RQ_FRG</i> flag register. If <i>MH_RQ_IE</i> =1 and <i>MH_RQ</i> =1, then active host PC CPU interrupt request is generated.
<i>SB_ERROR</i>	0	<i>SB Error (SB_ERROR)</i> . <i>SB_ERROR</i> =1 denotes that the 4 $\mu$ sec timeout has been detected during SB access from host ISA-bus memory interface. <i>SB_ERROR</i> flag will stay active ( <i>SB_ERROR</i> =1) until it will be reset by host PC software by writing to <i>CLEAR_SB_ERROR_FRG</i> flag register. If <i>SB_ERROR_IE</i> =1 and <i>SB_ERROR</i> =1, an active host PC CPU interrupt request is generated.

### **Emulation of TORNADO-31 rev.1A/1B Flag Control Facilities**

Flag control facilities for *TORNADO-31* rev.1A/1B DSP systems included *FLAG CONTROL REGISTER* and *FLAG STATUS REGISTER* only. Register *FLAG SELECTOR REGISTER* did not exist. In order to generate an output flag signal, one should write a corresponding code directly to *FLAG CONTROL REGISTER*.

In order to gain compatibility with flag control protocol for *TORNADO-3x* rev.1A/1B DSP systems, *TORNADO-31* DSP systems rev.2A and later and all revisions of *TORNADO-31Z/31M* DSP systems include *T31\_1A\_FLAG\_CONTROL\_RG* flag pseudo-register, which is available for write only.

*T31\_1A\_FLAG\_CONTROL\_RG* flag pseudo-register is selected as default on host power on and when 00H code is written into *FLAG SELECTOR REGISTER*. After *T31\_1A\_FLAG\_CONTROL\_RG* pseudo-register has been selected, then succeeding writing of codes from table 2-10 into *FLAG DATA REGISTER* will generate output flag signals compatible to those for *TORNADO-31* rev.1A/1B DSP systems.

On reading from *T31\_1A\_FLAG\_CONTROL\_RG* flag pseudo-register the *SYS\_STATUS\_FRG* flag register data are read for compatibility with *TORNADO-3x* rev.1A/1B DSP systems.

#### **CAUTION**

*T31\_1A\_FLAG\_CONTROL\_RG* flag pseudo-register is not recommended for usage on *TORNADO-31* rev.2 and later and on all revisions of *TORNADO-31Z/31M* DSP systems since it has limited functionality when *TORNADO-3x* DSP system is used with host i80286 or i80386SX based PC.

Use *SET\_HM\_RQ\_FRG*, *CLEAR\_MH\_RQ\_FRG* and *CLEAR\_SB\_ERROR\_FRG* flag registers instead to get the same result.

Table 2-10. Output flags, which are generated on writes to *T31\_1A\_FLAG\_CONTROL\_RG* flag pseudo-register.

<i>Data, which is loaded into T31_1A_FLAG_CONTROL_RG</i>	<i>description</i>
10H	<i>Set_Host_to_Master_Request (HM_RQ)</i> . Set active <i>Host_to_Master_Request</i> via <i>INT3</i> external interrupt request input for TMS320C3x DSP. (see description for <i>SET_HM_RQ_FRG</i> flag register in table 2-8 for details)
20H	<i>Clear_Master_to_Host_Request (MH_RQ)</i> . Clear active <i>Master_to_Host_Request (MH_RQ)</i> flag in <i>SYS_STATUS_FRG</i> flag register. (see description for <i>CLEAR_MH_RQ_FRG</i> flag register in table 2-8 for details)
30H	<i>Clear_Shared_Bus_Error (SB_ERROR)</i> . Clears active <i>SB_ERROR</i> flag in <i>SYS_STATUS_FRG</i> flag register. (see description for <i>CLEAR_SB_ERROR_FRG</i> flag register in table 2-8 for details)

### **DSP\_STATUS\_FRG Flag Register**

*DSP\_STATUS\_FRG* flag register comprises of most important TMS320C3x DSP control signals settings. It is available as read only register and has the following data format:

**DSP\_STATUS\_FRG Flag Register** (read only)

0	0	0	0	0	0	<i>DSP_M_GO</i> (r)	<i>DSP_MLock</i> (r)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

Detail description for bits of *DSP\_STATUS\_FRG* flag register is presented in table 2-11.

Table 2-11. *DSP\_STATUS\_FRG* flag register bits.

<i>bit name</i>	<i>power on default value</i>	<i>description</i>
<i>DSP_MLock</i>	0	<i>DSP Mlock</i> . <i>DSP_MLock</i> =1 denotes that TMS320C3x DSP has set the SB lock request. The SB will be locked by DSP immediately in case there is no current host-to-SB request or immediately upon the current host-to-SB request will terminate.
<i>DSP_M_GO</i>	0	<i>DSP M_GO signal</i> . <i>DSP_M_GO</i> =0 denotes that TMS320C3x DSP is in the RESET state. <i>DSP_M_GO</i> =1 denotes that TMS320C3x DSP is in the GO (RUN) program execution mode.  The <i>DSP M_GO</i> is useful for checking actual current RESET state of TMS320C3x DSP and is provided for compatibility with other <i>TORNADO</i> DSP systems.



### COMPAT\_FRG Flag Register (TORNADO-33)

*COMPAT\_FRG* flag register is available at *TORNADO-33* DSP system and is used to enable enhanced features of *TORNADO-33* and to control compatibility between *TORNADO-33* DSP system and *TORNADO-31/31Z/31M* DSP systems.. It is available for read and write operations and has the following data format:

<i>COMPAT_FRG</i> Flag Register (r/w)							
0	0	0	0	0	0	0	<i>DSP_PXSX_SFT_RESET_EN</i> (r/w, +0)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

The *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of *TORNADO-33* host ISA-bus I/O interface is used to enable DSP software control for generation of reset signals for SIOX and PIOX/PIOX-16 DCM sites. as the following:

- in case the *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface is set to logical '0' state, then both SIOX and PIOX/PIOX-16 DCM sites provide common reset signal, which is equal to the DSP reset signal generated by host ISA-bus I/O interface via *M\_GO* bit of *CONTROL REGISTER*. This mode delivers 100% compatibility between DSP environments of *TORNADO-33* DSP system and that for *TORNADO-31/31Z/31M* DSP systems. This mode is set as default on PC power-on and PC reset condition, and is useful in order to run DSP software for *TORNADO-31/31Z/31M* DSP systems at *TORNADO-33* DSP system without any modification.
- in case the *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface is set to logical '1' state, then *TORNADO-33* provides individual reset signals for SIOX and PIOX/PIOX-16 DCM sites, which are controlled by DSP software via *PXSX\_RUN\_RG* register. This mode does not provide hardware compatibility between DSP environments of *TORNADO-33* and *TORNADO-31/31Z/31M* DSP systems, however it allows DSP software controlled initialization of the SIOX and PIOX/PIOX-16 DCM hardware for *TORNADO-33* and enhanced synchronization between DCM operation and DSP software.

#### CAUTION

*DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register can be written only while *TORNADO-33* on-board DSP is in the reset state (bit *M\_GO* bit of *CONTROL REGISTER* is set to logical '0').

Refer to section 2.3 earlier in this chapter for more details about generation of reset signal for SIOX and PIOX/PIOX-16 DCM sites of *TORNADO-33* DSP system.

### Flag Registers for Identification of TORNADO-3x DSP Systems

*TORNADO-3x* DSP systems include *DEV\_ID0\_FRG/DEV\_ID1\_FRG* read-only flag registers (see table 2-8), which contain code for identification of *TORNADO-3x* DSP systems and its revision code.

*DEV\_ID1\_FRG* flag register contains the particular device ID code, whereas *DEV\_ID0\_FRG* flag register contains the hex value, which corresponds to the device revision code for automatic software arrangement upon the board revision.

The following is the list of device ID codes, which can be read from *DEV\_ID1\_FRG* flag register in order to identify *TORNADO-3x* DSP systems:

- 01H for *TORNADO-31* DSP system
- 04H for *TORNADO-33* DSP system
- 24H for *TORNADO-31Z* DSP system
- 51H for *TORNADO-31M* DSP system.

### Generation of Request to TMS320C3x DSP

*TORNADO-3x* can generate request from host PC to TMS320C3x DSP in order to synchronize between programs execution in host and DSP environments. This is known as *HM\_RQ* (host-to-master request), which results in generation of active *INT3* external interrupt request for the on-board TMS320C3x DSP.

In order to generate output *HM\_RQ* flag, host PC software has to write to *SET\_HM\_RQ\_FRG* flag register. Data written *SET\_HM\_RQ\_FRG* flag register is ignored.

### Processing of Request from TMS320C3x DSP

*TORNADO-3x* can generate request from TMS320C3x DSP to host CPU in order to synchronize between program execution in host and on-board DSP environments. This is known as *MH\_RQ* (master-to-host request) and results in setting flag *MH\_RQ* in *SYS\_STATUS\_FRG* flag register. Valid *MH\_RQ* flag (*MH\_RQ*=1) can generate active host PC interrupt request in case *MH\_RQ\_IE* bit of *CONTROL REGISTER* is set to the *MH\_RQ\_IE*=1 state.

*MH\_RQ* will remain active (*MH\_RQ*=1) until it will be recognized and reset by host software. In order to reset the *MH\_RQ* flag, host PC software has to write to *Clear\_Master\_to\_Host\_Request\_FRG* flag register. Data written *Clear\_Master\_to\_Host\_Request\_FRG* flag register is ignored.

For details how to generate *MH\_RQ* flag from TMS320C3x DSP environment, refer to section 2.3 earlier in this chapter.

### Host Interrupts

Host ISA-bus I/O interface can generate active interrupts to host PC in the following cases:

- when *SB\_ERROR* flag is active (*SB\_ERROR*=1) in *SYS\_STATUS\_FRG* flag register and *SB\_ERROR\_IE* bit in *CONTROL REGISTER* is set to *SB\_ERROR\_IE*=1 state
- when *MH\_RQ* is active (*MH\_RQ*=1) in *SYS\_STATUS\_FRG* flag register and *MH\_RQ\_IE* bit in *CONTROL REGISTER* is set to *MH\_RQ\_IE*=1 state.

Host ISA-bus interrupt request is generated as logical 'OR' of the above events. Decoding of interrupt source should be performed by host PC software by means of analyzing the contents of *SYS\_STATUS\_FRG* flag register.

Host PC interrupt request may be generated using one of nine available ISA-bus interrupt request lines. Particular PC interrupt line is selected by the on-board interrupt configuration jumper J1 (see fig.2-2).

For *TORNADO-31/31Z/33* DSP systems the following ISA-bus interrupt request lines are available: IRQ-3, IRQ-4, IRQ-5, IRQ-6, IRQ-7, IRQ-10, IRQ-11, IRQ-12 and IRQ-15.

For *TORNADO-31M* DSP system the following ISA-bus interrupt request lines are available: IRQ-3, IRQ-4, IRQ-5, IRQ-6, and IRQ-7.

### Setting ISA-bus Memory Base Address for Host ISA-bus Memory Interface

*TORNADO-3x* features software activated/deactivated host ISA-bus memory interface. Setting of ISA-bus memory base address for host ISA-bus memory interface and its activation/deactivation is performed via *ISA\_MI\_BADDR\_FRG* flag register. Only three least significant bits of *ISA\_MI\_BADDR\_FRG* flag register are valid, and all other bits are ignored on writes and reads as zeroes. Available settings for *ISA\_MI\_BADDR\_FRG* flag register are presented in table 2-3.

<i>ISA_MI_BADDR_FRG</i> Flag Register (r/w)							
0	0	0	0	0	<i>MI_BA2</i> (r/w, +0)	<i>MI_BA1</i> (r/w, +0)	<i>MI_BA0</i> (r/w, +0)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

### Setting ISA-bus I/O Base Address for ECC in *TORNADO-31M*

*TORNADO-31M* DSP systems features software activated/deactivated on-board emulation facility, which is known as *ECC* emulation controller chip. Setting of ISA-bus I/O base address for on-board *ECC* is performed via *ISA\_ECC\_BADDR\_FRG* flag register. Only three least significant bits of *ISA\_ECC\_BADDR\_FRG* flag register are valid, and all other bits are ignored on writes and reads as zeroes. Available settings for *ISA\_ECC\_BADDR\_FRG* flag register are presented in table 2-12.

<i>ISA_ECC_BADDR_FRG</i> Flag Register (r/w)							
0	0	0	0	0	<i>ECC_BA2</i> (r/w, +0)	<i>ECC_BA1</i> (r/w, +0)	<i>ECC_BA0</i> (r/w, +0)
bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0

Table 2-12. ISA-bus I/O base address for on-board emulation controller (ECC) of *TORNADO-31M*.

ISA-bus I/O base address for ECC	ISA-bus I/O address range for ECC	bit setting for <i>ISA_ECC_BADDR_FRG</i> flag register		
		bit#2 <i>ECC_BA2</i>	bit#1 <i>ECC_BA1</i>	bit#0 <i>ECC_BA0</i>
<i>ECC is disconnected from host ISA-bus; attachment of external TI XDS510 or MicroLAB' MIRAGE-510DX emulator is allowed</i>	-	0	x	x
<sup>2)</sup> 240H	240H ... 25FH	1	0	0
280H	280H ... 29FH	1	0	1
320H	320H ... 33FH	1	1	0
340H	340H ... 35FH	1	1	1

Note:

1. Highlighted configuration corresponds to host power on default setting.
2. This configuration is used as default by *T3CC.EXE* software utility.

**CAUTION**

Attachment of external TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator to *TORNADO-31M* is allowed only in case the on-board emulation controller (ECC) is either not installed or is programmed as 'disconnected' from ISA-bus (see table 2-11).

Attachment of external TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator to *TORNADO-31M* while the on-board emulation controller (ECC) is active is strongly prohibited and may result in damaging emulator and/or ECC.

## 2.6 Parallel I/O Expansion Interface (PIOX and PIOX-16) site of *TORNADO-31*

*TORNADO-31/33* provides expansion of the on-board I/O facilities via parallel I/O expansion interface (PIOX/PIOX-16) site. PIOX/PIOX-16 is designed to carry compatible DCM over *TORNADO-31/33* mainboard (see fig.1-1 and 2-6).

Typically, PIOX-16 DCMs comprises of AD/DA and telecom DCMs, whereas PIOX DCMs are DSP coprocessor modules. PIOX-16 DCMs can plug onto all *TORNADO* DSP systems for PC and *TORNADO-E* embedded DSP controllers, whereas PIOX DCM can install only onto *TORNADO* DSP systems for PC with on-board 32-bit DSP (*TORNADO-3x/4x/6x/P3x/P6x*).

### Description

PIOX/PIOX-16 interfaces appear as either 1Mx32 (PIOX) or 64Kx16 (PIOX-16) I/O address sub-space of *TORNADO-31/33* on-board SB, and can be accessed by both the on-board TMS320C3x DSP and host ISA-bus memory interface. PIOX/PIOX-16 include SB data/address buses, SB control signals, TMS320C3x DSP on-chip timers I/O pins and external interrupt inputs, DSP reset signal, and ISA-bus power supply lines. Both PIOX and PIOX-16 interfaces provides generation of asynchronous *PIOX\_READY* data ready signal and hardware wait state generator.

PIOX-16 features 16-bit data and address buses with 16-bit data transfer cycles only, whereas PIOX is a 32-bit extension of PIOX-16 and features 32-bit data and 20-bit address buses and 8/16/32-bit data transfer cycles.

PIOX-16 features 16-bit data and address buses with 16-bit data transfer cycles only, whereas PIOX is a 32-bit extension of PIOX-16 and features 32-bit data and 20-bit address buses and 8/16/32-bit data transfer cycles.

### Installation of PIOX/PIOX-16 DCMs onto *TORNADO-31/33* Mainboard

Figure 2-6 shows installation of PIOX and PIOX-16 DCMs onto *TORNADO-31/33* mainboard.




Fig.2-6a. Installation of PIOX DCM onto *TORNADO-31/33* mainboard.



Fig.2-6b. Installation of PIOX-16 DCM onto *TORNADO-31/33* mainboard.

### **Accessing PIOX/PIOX-16 from TMS320C3x DSP Environment**

PIOX/PIOX-16 can be accessed by on-board TMS320C3x DSP when addressing the corresponding PIOX/PIOX-16 area of TMS320C3x address space (see table 2-2).

### **Accessing PIOX/PIOX-16 from Host ISA-bus Memory Interface**

PIOX/PIOX-16 can be accessed by host ISA-bus memory interface when PIOX/PIOX-16 SB address area is selected by *SB PAGE MAPPER MSB* register from host ISA-bus I/O interface.

### **PIOX Connector Pinout**

*TORNADO-31/33* on-board PIOX connector comprises of PIOX-16 connector and PIOX-X32 32-bit add-on connector. This allows accommodation of either PIOX-16 DCM for high-speed AD/DA/DIO applications or 32-bit PIOX DSP Coprocessor DCM.

PIOX-16 connector is a high-density DDK 50-pin DHB-series dual-row female connector with 0.05" pin pitch. PIOX-X32 add-on connector is a high-density DDK 30-pin DHB-series dual-row female connector with 0.05" pin pitch. Compatible PIOX-16 and PIOX-X32 plugs for customer designed DCMs are available upon request from MicroLAB Systems.

PIOX-16 and PIOX connector pinout are presented at fig 2-7 and 2-8, and signal specifications are listed in tables 2-13 and 2-14.




Fig.2-7. PIOX-16 connector pinout (top view).




Fig.2-8. PIOX connector pinout (top view).

Table 2-13. PIOX-16 signal description.

Signal name	signal type	description
<b>Address and Data Bus</b>		
<i>A0..A15</i>	O	SB address bus.
<i>D0..D15</i>	I/O	SB data bus.
<b>Data Transfer Control</b>		
$\overline{STB}$	O	Active low PIOX-16 data transfer strobe.
$\overline{WE}$	O	Active low PIOX-16 write enable signal.
$\overline{PIOX\_READY}$	I	Active low PIOX-16 data ready acknowledge signal. Generated by PIOX-16 module in order to match the PIOX-16 SB cycle timing with timing requirements of memory and I/O devices used in PIOX-16 module. This input has pull-up resistor.
<b>DSP Timers, Reset and Interrupt Requests</b>		
<i>TM-0</i> <i>TM-1</i>	I/O/Z	TMS320C3x DSP on-chip TIMER-0 and TIMER-1 control pins.
$\overline{RESET}$	O	<p>Active low reset signal for on-board TMS320C3x DSP for <i>TORNADO-31/31Z/31M</i> DSP systems and for <i>TORNADO-33</i> DSP system with <i>DSP_PXSX_SFT_RESET_EN</i> bit of <i>COMPAT_FRG</i> flag register of host ISA-bus I/O interface set to logical '0'.</p> <p>Active low reset signal for PIOX/PIOX-16 DCM site for TORNADO-33 DSP system, which corresponds to the state of the <i>PX_RUN</i> bit from <i>PXSX_RUN_RG</i> register from the DSP environment (refer to table 2-3 and section 2.3) in case the <i>DSP_PXSX_SFT_RESET_EN</i> bit of <i>COMPAT_FRG</i> flag register of host ISA-bus I/O interface is set to logical '1'.</p>
$\overline{IRQ-0}$ $\overline{IRQ-1}$ $\overline{IRQ-2}$	I	Falling edge triggered interrupt request lines for the on-board TMS320C3x DSP with the $\overline{IRQ-0}$ having the highest priority. These inputs have pulled up resistors. Both static and pulse interrupt requests are allowed (the active low pulse duration must be longer than 66 ns for <i>TORNADO-31</i> and 27ns for <i>TORNADO-33</i> ). Actual TMS320C3x DSP external interrupt requests ( <i>INT0..INT2</i> ) will be generated on the falling edge of $\overline{IRQ-0} .. \overline{IRQ-2}$ signals.
<b>Power Supplies</b>		
<i>GND</i>		Ground.
+5v		+5v power (from ISA-bus).
+12v		+12v power (from ISA-bus).



-5v		-5v power (from ISA-bus).
-12v		-12v power (from ISA-bus).

Note: 1. Signal type is denoted as the following: I - input, O - output, Z - high impedance.

Table 2-14. PIOX-X32-bit add-on connector signal description.

Signal name	signal type	description
<b>Address and Data Bus</b>		
A16..A19	O	Extra SB address lines.
D16..D31	I/O	16-bit MSW of SB data bus.
<b>Data Transfer Control</b>		
$\overline{BYTE}$	O	Defines 8-bit (byte) SB data cycle ( $\overline{BYTE} = 0$ ). The byte selection signals $BS0/BS1$ define actual byte #0..#3 (byte #0 is LSB) inside 32-bit SB data word, which will be selected with active $\overline{STB}$ signal. If none of $\overline{BYTE}$ and $\overline{W16}$ signals is active, then current SB access cycle has 32-bit data format.
$\overline{W16}$	O	Defines 16-bit (halfword) SB data cycle ( $\overline{W16} = 0$ ). The halfword selection signal $W0$ define actual halfword #0/#1 (halfword #0 is LSW) inside 32-bit SB data word, which will be selected with active $\overline{STB}$ signal. If none of $\overline{BYTE}$ and $\overline{W16}$ signals is active, then current SB access cycle has 32-bit data format.
BS0		Least significant bit of byte selection signals ( $BS0$ , $BS1$ ) for 8-bit SB data cycle. Valid during valid $\overline{BYTE} = 0$ signal only.
BS1/WS		Most significant bit of byte selection signals ( $BS0$ , $BS1$ ) for 8-bit SB data cycle ( $\overline{BYTE} = 0$ ) or 16-bit halfword selection signal ( $WS$ ) for 16-bit SB data cycle ( $\overline{W16} = 0$ ).
GND		Ground.
+5v		+5v power (from ISA-bus).

Note: 1. Signal type is denoted as the following: I - input, O - output, Z - high impedance.

### CAUTION

Logical signal levels and load currents for PIOX/PIOX-16 DCM site correspond to that for 5v CMOS/TTL logic for **TORNADO-31** DSP system and to 3v/5v CMOS/TTL logic for **TORNADO-33** DSP system.

### PIOX Data Transfer Cycles

PIOX DCM site of *TORNADO-31/33* supports 8/16/32-bit PIOX data access cycles. Particular type PIOX data access cycle is defined by  $\overline{BYTE}$  and  $\overline{W16}$  PIOX signals as the following:

- {  $\overline{BYTE}=0$ ,  $\overline{W16}=1$  } state corresponds to *byte (8-bit) PIOX data access cycle*. Selection of particular byte (#0..#3) within addressed 32-bit data word id performed by (*BS0*, *BS1*) byte selection signals.
- {  $\overline{BYTE}=1$ ,  $\overline{W16}=0$  } state corresponds to *16-bit half-word PIOX data access cycle*. Selection of particular 16-bit half-word (#0..#1) within addressed 32-bit data word id performed by *BS1/W0* signals. Signal *BS0* is ignored.
- {  $\overline{BYTE}=1$ ,  $\overline{W16}=1$  } state corresponds to *32-bit word PIOX data access cycle*. (*BS0*, *BS1*) signals are ignored in this mode.
- {  $\overline{BYTE}=0$ ,  $\overline{W16}=0$  } state is reserved.

### Timing Diagram for PIOX/PIOX-16

PIOX/PIOX-16 timing diagram is presented at fig.2-9. This data transfer timing is known as the industry standard MOTOROLA mode and assumes usage of data strobe signal and write enable signal.




Fig.2-9a. Timing diagram of PIOX/PIOX-16 data transfer for *TORNADO-31*.




Fig.2-9b. Timing diagram of PIOX/PIOX-16 data transfer for *TORNADO-33*.

### **PIOX/PIOX-16 Data Ready Signal**

*TORNADO-33* on-board DSP wait state controller generates two hardware wait states when accessing PIOX/PIOX-16 DCM site. The final duration of PIOX/PIOX-16 access cycle is defined by *PIOX\_READY* asynchronous signal, which is generated by installed PIOX/PIOX-16 DCM.

*TORNADO-31* on-board DSP wait state controller allows selection of number of wait states for PIOX/PIOX-16 access cycles. The PIOX/PIOX-16 wait state mode is selected by *TORNADO-31* on-board DIP-switch SW2 (see fig.2-2) in accordance with table 2-15.

*PX\_XWS-0* mode provides direct translation of *PIOX\_READY* signal from installed PIOX/PIOX-16 DCM to *SB\_READY* signal without any synchronization with the DSP clock and additional wait states added. This mode is standard for AD/DA/DIO DCMs.

*PX\_XWS-1*, *PX\_XWS-1* and *PX\_XWS-2* modes add one, two or three extra hardware wait states correspondingly prior *PIOX\_READY* signal from installed PIOX/PIOX-16 DCM is translated to *SB\_READY* signal. In these modes the *PIOX\_READY* signal is synchronized to the DSP clock, which can add one extra wait state in case *PIOX\_READY* signal is not statically connected to logical '0' and is generated dynamically. These modes should be used with PIOX DSP coprocessor DCMs, which typically utilize dual-port memory for communication between host PIOX interface and on-module DSP.

Table 2-15. PIOX/PIOX-16 Data Ready Controller Operation Modes for TORNADO-31 DSP System.

Mode	button SW2-1	button SW2-2	description
<i>PX_XWS-0</i>	OFF	OFF	Direct translation of <i>PIOX_READY</i> signal from installed PIOX/PIOX-16 DCM to <i>SB_READY</i> signal without additional wait states added.
<i>PX_XWS-1</i>	ON	OFF	Generated <i>SB_READY</i> data ready signal contains one extra hardware wait state (the strobe' signals length is at least 66 ns) and is further defined by the <i>PIOX_READY</i> signal.
<i>PX_XWS-2</i>	OFF	ON	Generated <i>SB_READY</i> data ready signal contains two extra hardware wait states (the strobe' signals length is at least 99 ns) and is further defined by the <i>PIOX_READY</i> signal.
<i>PX_XWS-3</i>	ON	ON	Generated <i>SB_READY</i> data ready signal contains three extra hardware wait states (the strobe' signals length is at least 132 ns) and is further defined by the <i>PIOX_READY</i> signal.

Notes: 1. Highlighted configuration corresponds to the factory setting.

### CAUTION

TMS320C3x DSP on-chip *PRIMARY BUS CONTROL REGISTER* (@808064H) must be set to the SWW field set to '00' value for correct processing of PIOX data ready signal when PIOX/PIOX-16 DCM is installed. The value of WTCNT field is ignored.

**CAUTION**

When TMS320C3x DSP of *TORNADO-31/33* accesses PIOX/PIOX-16 area while PIOX/PIOX-16 DCM is not installed, then *SB\_READY* signal is not generated.

In this case the TMS320C3x DSP of *TORNADO-31/33* will enter infinite wait states if TMS320C3x on-chip *PRIMARY BUS CONTROL REGISTER* (@808064H) is set to 00000700H or 00000500H values. In order to avoid this situation it is recommended to set the SWW and WTCNT fields of TMS320C3x on-chip *PRIMARY BUS CONTROL REGISTER* to SWW=10 and WTCNT=111 values correspondingly.

**Generating Reset Signal for PIOX/PIOX-16 DCM Site of TORNADO-31**

*TORNADO-31* DSP system provides common reset signal for SIOX and PIOX/PIOX-16 DCM sites, which is identical to the DSP reset signal and controlled by host ISA-bus I/O interface via *M\_GO* bit of *CONTROL REGISTER*.

**Generating Reset Signal for PIOX/PIOX-16 DCM Site of TORNADO-33**

*TORNADO-33* features upward compatibility with *TORNADO-31* DSP system for generation of reset signal for PIOX/PIOX-16 DCM site.

*TORNADO-33* DSP system allows generation of reset signal for PIOX/PIOX-16 DCM site either equal to the DSP reset signal in order to provide full hardware compatibility with *TORNADO-31* DSP system, or individual reset signal, which is controlled by *PX\_RUN* bit of *PXSX\_RUN\_RG* register from the TMS320C3x DSP environment (refer to table 2-2 and section 2.3 for more details).

The compatibility issue is controlled by host PC software via *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface (refer to sections 2.3 and 2.5 earlier in this chapter).

**Physical Dimensions for PIOX/PIOX-16 DCMs**

Physical dimensions for PIOX and PIOX-16 DCMs are presented at fig.2-10. This information is intended for those *TORNADO* customers, who need to design customized PIOX or PIOX-16 DCMs.




Fig.2-10. Physical dimensions for PIOX (A) and PIOX-16 (B) DCMs.

## 2.7 Serial I/O Expansion Interface (SIOX) sites

*TORNADO-3x* provide expansion of the on-board I/O facilities via serial I/O expansion interface (SIOX) sites, which are designed to carry compatible SIOX and SIOX-bus DCMs (see fig.1-1 and fig.2-2). SIOX interface of *TORNADO-3x* is compatible with SIOX interfaces of all *TORNADO* DSP systems and stand-alone *TORNADO-E* DSP controllers.

Available SIOX/SIOX-bus DCMs for *TORNADO* DSP systems include a variety of AD/DA/DIO daughter-cards for telecommunication, speech and audio signal processing, industrial and instrumentation applications, and many more.

### Description

Each SIOX site (SIOX-A and SIOX-B) comprises of signals for TMS320C3x DSP on-chip serial port (SIO-0), timers (TM-0/TM-1) and external interrupts control (IRQ-0/IRQ-1/IRQ2), as well as DSP reset signal and ISA-bus power supply lines (fig.2-11).




Fig.2-11. SIOX sites connection diagram for *TORNADO-3x*.

Maximum data transfer speed for SIO-0 serial port of SIOX sites for *TORNADO-31* DSP systems is 15 Mbit/s (*TORNADO-31/31Z/31M*) or 37.5 Mbit/s (*TORNADO-33*) when using DSP generated serial clock and is 11.5 Mbit/s (*TORNADO-31/31Z/31M*) or 18.75 Mbit/s (*TORNADO-33*) when using external serial clock. Refer to TMS320C3x DSP documentation for more details.

External analog and digital I/O signals for installed SIOX DCMs should be attached via rear panel of host PC.

### CAUTION

*TORNADO-3x* DSP systems feature two on-board SIOX sites (SIOX-A and SIOX-B), which have identical signals and are actually paralleled each other.

One can install either one standard SIOX DCM into either of SIOX-A or SIOX-B sites (so having totally one SIOX module per *TORNADO-31/31Z/33* mainboard), or can install SIOX-bus compatible DCM into every SIOX-A and SIOX-B sites (so having totally up to two SIOX-bus modules per *TORNADO-31/31Z/33* mainboard).

*TORNADO-31M* allows installation of only one SIOX/SIOX-bus module into either of on-board SIOX-A or SIOX-B site depending upon host PC chassis used.

### Installation of SIOX DCMs onto *TORNADO-3x* Mainboard

Figure 2-12 shows installation of SIOX DCMs onto *TORNADO-31*, *TORNADO-31Z*, *TORNADO-31M* and *TORNADO-33* mainboards.

**CAUTION**

The on-board area for SIOX-B site of *TORNADO-31/31Z/33* DSP systems is shared with the on-board area for *UECMX* emulation control DCM. Either SIOX-B or *UECMX* DCM can be installed onto *TORNADO-31/31Z/33* mainboard.



Fig.2-12a. *TORNADO-31/33* mainboard with SIOX-A and SIOX-B DCMs.



Fig.2-12b. *TORNADO-31/33* mainboard with SIOX-A and UECMX DCMs..





Fig.2-12c. TORNADO-31Z mainboard with SIOX-A and SIOX-B DCMs.



Fig.2-12d. TORNADO-31Z mainboard with SIOX-A and UECMX DCMs..

**CAUTION**

*TORNADO-31M* allows only one SIOX DCM being installed at a time into either of on-board SIOX-A or SIOX-B sites.

The horizontal SIOX-A site is used for installation of compatible SIOX DCM in case the *TORNADO-31M* mainboard is installed into the standard desktop PC with external peripherals connection via rear panel of PC chassis.

The vertical SIOX-B site is used for installation of compatible SIOX DCM in case the *TORNADO-31M* mainboard is installed into industrial MicroPC chassis and the external peripherals connects via top panel of MicroPC™ chassis.



*Fig.2-12e. TORNADO-31M mainboard with SIOX DCM for installation into standard desktop PC chassis.*



Fig.2-12f. TORNADO-31M mainboard with SIOX DCM for installation into industrial MicroPC™ chassis.

**SIOX site connector**

SIOX sites connector is an industry standard dual-row 20-pin female header with 0.1"x0.1" pin pattern. SIOX connector pinout is presented at fig.2-13 and signal specifications are listed in table 2-16.




Fig.2-13. SIOX connector pinout (top view).

Table 2-16. SIOX signal specification.

SIOX signal name	signal type	description
<b><i>SIO-0 port control</i></b>		
<i>DX0</i> <i>FSX0</i> <i>CLKX0</i>	O/Z I/O/Z I/O/Z	Data, frame synchronization and serial clock signals for transmitter of SIO-0 port of SIOX site. These signals correspond to the TMS320C3x DSP on-chip serial port transmitter and are wired directly to its pins.
<i>DR0</i> <i>FSR0</i> <i>CLKR0</i>	I I/O/Z I/O/Z	Data, frame synchronization and serial clock signals for receiver of SIO-0 port of SIOX site. These signals correspond to the TMS320C3x DSP on-chip serial port receiver and are wired directly to its pins.
<b><i>DSP Timers, Reset and Interrupt Requests</i></b>		
<i>TM-0</i> <i>TM-0</i>	I/O/Z	TMS320C3x DSP on-chip TIMER-0 and TIMER-1 control pins.
$\overline{RESET}$	O	Active low reset signal for on-board TMS320C3x DSP for <i>TORNADO-31/31Z/31M</i> DSP systems and for <i>TORNADO-33</i> DSP system with <i>DSP_PXSX_SFT_RESET_EN</i> bit of <i>COMPAT_FRG</i> flag register of host ISA-bus I/O interface set to logical '0'.  Active low reset signal for SIOX DCM site for <i>TORNADO-33</i> DSP system, which corresponds to the state of the <i>SX_RUN</i> bit from <i>PXSX_RUN_RG</i> register from the DSP environment (refer to table 2-3 and section 2.3) in case the <i>DSP_PXSX_SFT_RESET_EN</i> bit of <i>COMPAT_FRG</i> flag register of host ISA-bus I/O interface is set to logical '1'.
$\overline{IRQ-0}$ $\overline{IRQ-1}$ $\overline{IRQ-2}$	I	Falling edge triggered interrupt request lines for the on-board TMS320C3x DSP with the $\overline{IRQ-0}$ having the highest priority. These inputs have pulled up resistors. Both static and pulse interrupt requests are allowed (the active low pulse duration must be longer than 66 ns for <i>TORNADO-31</i> and 27ns for <i>TORNADO-33</i> ). Actual TMS320C3x DSP external interrupt requests ( <i>INT0..INT2</i> ) will be generated on the falling edge of $\overline{IRQ-0} .. \overline{IRQ-2}$ signals.
<b><i>Power Supplies</i></b>		
<i>GND</i>		Ground.
+5v		+5v power (from ISA-bus).
+12v		+12v power (from ISA-bus).
-5v		-5v power (from ISA-bus).
-12v		-12v power (from ISA-bus).

Note:

1. Signal type is denoted as the following: I - input, O - output, Z - high impedance.

**CAUTION**

Logical signal levels and load currents for SIOX DCM sites correspond to that for 5v CMOS/TTL logic for *TORNADO-31/31Z/31M* DSP systems and to 3v/5v CMOS/TTL logic for *TORNADO-33* DSP system.

***Generating Reset Signal for SIOX DCM Sites of TORNADO-31/31Z/31M***

*TORNADO-31/31Z/31M* DSP systems provide common reset signal for SIOX and PIOX/PIOX-16 DCM sites, which is identical to the DSP reset signal and controlled by host ISA-bus I/O interface via *M\_GO* bit of *CONTROL REGISTER*.

***Generating Reset Signal for SIOX DCM Sites of TORNADO-33***


*TORNADO-33* features upward compatibility with *TORNADO-31* DSP system for generation of reset signal for SIOX DCM sites.

*TORNADO-33* DSP system allows generation of reset signal for SIOX DCM sites either equal to the DSP reset signal in order to provide full hardware compatibility with *TORNADO-31/31Z/31M* DSP systems, or individual reset signal, which is which is controlled by *SX\_RUN* bit of *PXSX\_RUN\_RG* register from the TMS320C3x DSP environment (refer to table 2-2 and section 2.3 for more details).

The compatibility issue is controlled by host PC software via *DSP\_PXSX\_SFT\_RESET\_EN* bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface (refer to sections 2.3 and 2.5 earlier in this chapter).

***Physical Dimensions for SIOX DCMs***

Physical dimensions for SIOX DCM are presented at fig.2-14. This information is intended for those *TORNADO* customers, who need to design customized SIOX DCMs.



SIOX connector: 20-pin or 26-pin straight dual-row mail header  
(0.025" Sq., 0.1"x0.1" pattern)

Recommended connector for Analog I/O: DDK DHA-RC14-R122N  
DDK DHA-RC20-R122N  
DDK DHA-RC26-R122N

Fig.2-14. Physical dimensions for SIOX DCMs.

## 2.8 Emulation Tools for **TORNADO-3x**

**TORNADO-3x** uses scan-path emulation technique in order to debug resident TMS320C3x DSP environment and software.

### CAUTION

TMS320C31 DSP at **TORNADO-31/31Z/31M** DSP systems provides MPSD (modular port scan device) on-chip emulation port (scan-path interface), which is similar to the industry standard JTAG port, however it allows connection of only one target TMS320C31 per one MPSD emulator channel.

**CAUTION**

TMS320VC33 DSP at *TORNADO-33* DSP system provides the industry standard JTAG on-chip emulation port, which allows connection of multiple TMS320 DSPs with JTAG emulation port to one JTAG path using daisy-chaining technique.

Compatible scan-path emulation tools, which can be used with *TORNADO-3x* DSP systems, comprise of the following :

- external TI XDS510 and MicroLAB' *MIRAGE-510DX* universal MPSPD/JTAG scan-path emulators, which connect to the dedicated on-board either MPSPD or JTAG port at *TORNADO-3x* DSP systems
- universal emulation control DCM (*UECMX*) for *TORNADO* DSP systems, which plugs into the dedicated site on *TORNADO-31/31Z/33*. *UECMX* allows emulation of on-board TMS320C3x DSP and also converts *TORNADO-31/31Z/33* DSP system into universal emulator for all external TMS320 DSP if used with optional external buffer pod, which is compatible with *MIRAGE-510DX* emulator.
- emulation controller chip (*ECC*) for *TORNADO-31M*, which plugs into the dedicated on-board socket on *TORNADO-31M* mainboard
- TI HLL Debuggers and 'C3x/'C4x Code Composer IDE as the debugging environments for TMS320 DSPs, which run with all of the above emulator tools (TI XDS510 and MicroLAB' *MIRAGE-510DX* universal emulators, *UECMX* and *ECC*).

### **On-board MPSPD emulation path for *TORNADO-31/31Z* boards**

*TORNADO-31/31Z* on-board MPSPD path is presented at figure 2-15 and comprises of TMS320C3x MPSPD emulator port, emulator multiplexer (E-MUX), MPSPD-IN connector (JP1) and dedicated site for *UECMX* emulator DCM (JP5).




Fig. 2-15. On-board MPSPD emulation path of *TORNADO-31/31Z*.

**TORNADO-31/31Z** on-board emulator multiplexer (EMUX) allows to switch the TMS320C3x on-chip MPSPD emulation port between external emulator and **UECMX** emulator DCM. Emulator multiplexer is controlled either by **T3CC.EXE** software utility software for **TORNADO-3x** or by **UECMXCC.EXE** software utility for **UECMX** emulator module.

The on-board MPSPD-IN connector must be used for connection to external MPSPD emulator, whereas **UECMX** emulator DCM should plug into dedicated **TORNADO-31/31Z** on-board **UECMX** connector site.

**UECMX** is the low-cost replacement for external TI XDS510 and MicroLAB' **MIRAGE-510DX** universal MPSPD/JTAG emulators, however it does not require external MPSPD pod for connection to **TORNADO-31/31Z** board via MPSPD-IN connector. Instead, the on-board **TORNADO-31/31Z** hardware provides direct connection of the **UECMX** MPSPD port to the on-board TMS320C3x DSP in case **UECMX** is installed and configured for operation with on-board TMS320C3x DSP.

**UECMX** can be also configured to connect to any external TMS320C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP via optional MPSPD (C3x) or JTAG (C2xx/VC33/C4x/C5x/C54x/C6x/C8x) pod, which also connects to target external TMS320 DSP. The MPSPD and JTAG pods for **UECMX** are the pods used with MicroLAB' **MIRAGE-510DX** emulator.

**UECMX** runs under the industry standard TI HLL Debuggers and 'C3x/'C4x Code Composer IDE. For more details about **UECMX** emulator module refer to "**MIRAGE-510DX/UECMX User's Guide**".

### Using external MPSPD emulator with **TORNADO-31/31Z** board

In case external TI XDS510 or MicroLAB' **MIRAGE-510DX** MPSPD/JTAG emulator is being used to debug **TORNADO-31/31Z** on-board DSP environment, then this emulator should be connected to MPSPD-IN on-board connector of **TORNADO-31/31Z** as it is presented at fig.2-16.




Fig. 2-16. Connection of external MPSPD emulator to **TORNADO-31/31Z** board.



### Using UECMX with TORNADO-31/31Z

In case *UECMX* emulator DCM is being used to debug *TORNADO-31/31Z* on-board DSP environment, then *UECMX* must plug into on-board *UECMX* DCM site as shown at fig.2-17 and configured for operation with on-board DSP.




Fig. 2-17. Connection of *UECMX* to MPSD port of *TORNADO-31/31Z* on-board DSP.

#### CAUTION

Once *UECMX* is installed onto *TORNADO-31/31Z* mainboard and is configured for connection to MPSD port of on-board DSP, then the on-board hardware disconnects the MPSD-IN connector from on-board MPSD-path.

In this case the external TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator, which is connected to MPSD connector *TORNADO-31/31Z* is ignored and its operation does not effect the functionality of *TORNADO-31/31Z* board.

### TORNADO-31M on-board MPSD-path

The on-board MPSD path of *TORNADO-31M* (fig.2-18) comprises of MPSD-IN connector (JP1), TMS320C3x DSP and the *ECC* (emulation control chip, also known as TBC), which is installed into on-board socket site (S6).




Fig. 2-18. On-board MPSPD path of *TORNADO-31M*.

MPSPD-IN connector must be used for connection of external TI XDS510 or MicroLAB' *MIRAGE-510DX* MPSPD emulator, and is paralleled with optional on-board *ECC*.

#### CAUTION

If TI XDS510 or MicroLAB' *MIRAGE-510DX* universal scan-path emulator is being used with *TORNADO-31M*, then the emulation controller chip (*ECC*) must be switched off using *T3CC.EXE* software utility, and vise-versa.

In case *TORNADO-31M* is used inside the closed computer package, or external TI XDS510 or MicroLAB' *MIRAGE-510DX* universal MPSPD/JTAG emulator is not available, then optional *ECC* (emulation controller chip, also known as TBC) is recommended for emulation of *TORNADO-31M* on-board TMS320C3x DSP.

*ECC* is a low-cost replacement for external TI XDS510 and MicroLAB' *MIRAGE-510DX* universal MPSPD/JTAG emulators and installs into the dedicated S6 socket on *TORNADO-31M* mainboard. *ECC* does not require external MPSPD pod for connection to *TORNADO-31M* board via MPSPD-IN connector. Instead, the on-board *TORNADO-31M* hardware provides direct connection of the *ECC* MPSPD port to the on-board TMS320C3x DSP in case *ECC* is installed. *ECC* runs under the industry standard TI C3x HLL Debugger and 'C3x/'C4x Code Composer IDE.

#### Using external MPSPD emulator with *TORNADO-31M*

If external TI XDS510 or MicroLAB' *MIRAGE-510DX* MPSPD/JTAG emulator is being used to debug *TORNADO-31M* on-board TMS320C3x DSP environment, then this emulator must connect to the dedicated on-board MPSPD-IN connector on *TORNADO-31M* mainboard (fig.2-19).




Fig. 2-19. Connection of external MPSD emulator to *TORNADO-31M*.

### CAUTION

If TI XDS510 or MicroLAB' *MIRAGE-510DX* universal scan-path emulator is being used with *TORNADO-31M*, then the emulation controller chip (*ECC*) should be switched off using *T3CC.EXE* software utility.

Connection of external XDS510 and *MIRAGE-510DX* emulators to the *TORNADO-31M* on-board MPSD-IN connector while *ECC* is installed and is configured to connect to the on-board TMS320C3x DSP is strongly prohibited and may result in damage of either *ECC* or external XDS510 and *MIRAGE-510DX* emulators.

### Using *ECC* for emulation the *TORNADO-31M* on-board TMS320C3x DSP

In case *ECC* is being used to emulate *TORNADO-31M* on-board DSP, then *ECC* should be installed into dedicated S6 socket on *TORNADO-31M* mainboard and activated and allocated into host PC-bus I/O address space using *T3CC.EXE* software utility, which is included with the *TORNADO-31M* board (refer to chapter 3 for details).




Fig. 2-20. Connection of *ECC* to MPSD port of *TORNADO-31M* on-board DSP.


**CAUTION**

Once *ECC* is installed and activated, then external XDS510 or *MIRAGE-510DX* emulator should be disconnected from the MPSD-IN connector of *TORNADO-31M*.

Connection of external XDS510 and *MIRAGE-510DX* emulators to the *TORNADO-31M* on-board MPSD-IN connector while *ECC* is installed and is configured to connect to the on-board TMS320C3x DSP is strongly prohibited and may result in damage of either *ECC* or external XDS510 and *MIRAGE-510DX* emulators.

### ***TORNADO-33 on-board JTAG path for connection to external JTAG emulator***

*TORNADO-33* on-board JTAG path for connection to external TI XDS510 or MicroLAB' *MIRAGE-510DX* JTAG emulator is presented at figure 2-21 (see also fig. 2-1 and fig. A-1) and comprises of JTAG-IN connector (JP2), TMS320VC33 JTAG port, JTAG-OUT connector (JP3), and JTAG path terminating jumper (J2).



**Fig. 2-21.** On-board JTAG path for connection external JTAG emulator to *TORNADO-33*.

The on-board JTAG-IN connector should be used for connection of either external JTAG emulator or for connection to the JTAG-OUT connector of 'previous' JTAG device in the JTAG path.

The on-board JTAG-OUT connector should be used in case another JTAG device(s) is(are) included in the same JTAG path 'after' *TORNADO-33* board. In this case, the succeeding JTAG device should connect to JTAG-OUT connector of *TORNADO-33* using JTAG EXTENSION CABLE in the daisy-chain manner. Last JTAG device should terminate JTAG path and return JTAG *TDO* signal back to the emulator, which is connected to the first JTAG device in JTAG path. JTAG devices, included into the JTAG path together with *TORNADO-33* board, might include any JTAG supporting devices without any restrictions (logic, FPGA, other DSPs, etc). However the debugger JTAG path configuration file for JTAG emulator must accurately specify all JTAG devices in JTAG path.

**CAUTION**

The *TORNADO-33* on-board J2 jumper is used for termination of JTAG path on *TORNADO-33*.

J2 jumper must be set to ON (installed) once *TORNADO-33* is either the only or the last JTAG device in JTAG path.

J2 jumper must be set to OFF (removed) once two or more JTAG devices are included into JTAG path, and *TORNADO-33* is not the last JTAG device in JTAG path.

**CAUTION**

In case *TORNADO-33* is used with other JTAG devices connected to the JTAG-OUT connector, then the succeeding JTAG devices should use the JTAG default *TCK* clock source, which outcomes from the JTAG-OUT connector of *TORNADO-33*.

**Using external JTAG emulator with single *TORNADO-33* board**

If external TI XDS510 or MicroLAB' *MIRAGE-510DX* JTAG emulator is used for debugging single *TORNADO-33* board, then this emulator should connect to the dedicated on-board JTAG-IN connector on *TORNADO-33* mainboard with the JTAG terminator jumper installed and the JTAG-OUT connector left unconnected (fig. 2-22). In this case the debugger JTAG path configuration file for JTAG emulator should be normally omitted (refer to your debugger user's guide for details how to handle the JTAG path configuration file).




Fig. 2-22. Connection of external JTAG emulator to single *TORNADO-33* board.

### Using external JTAG emulator with multiple *TORNADO-33* boards

If either TI XDS510 or MicroLAB' *MIRAGE-510DX* universal JTAG emulator is used for debugging either multiple *TORNADO-33* boards or *TORNADO-33* board with other JTAG devices (other *TORNADO* boards, FPGA, other DSPs) in the same JTAG path, then this emulator should connect to the on-board JTAG-IN connector of the 'first' *TORNADO-33* board in JTAG-path (see fig. 2-23).

The on-board JTAG-OUT connector of the 'first' and 'intermediate' boards should connect to the 'next' JTAG device in the JTAG path using JTAG EXTENSION CABLE in the daisy-chain manner.

The 'last' JTAG device in JTAG path should terminate JTAG path via JTAG terminator jumper and return the JTAG *TDO* signal back to JTAG emulator, which is connected to the first JTAG device in JTAG path.

The debugger JTAG path configuration file for JTAG emulator must accurately specify all JTAG devices in the JTAG path (refer to your debugger user's guide for details how to handle the JTAG path configuration file).




Fig. 2-23. Connection of external JTAG emulator to multiple *TORNADO-33* boards.

### ***TORNADO-33 on-board JTAG path for UECMX emulator DCM***

*UECMX* is actually the low-cost replacement for external TI XDS510 and MicroLAB' *MIRAGE-510DX* universal JTAG emulators, however it does not require external JTAG pod for connection to *TORNADO-33* board via JTAG-IN connector. Instead, the on-board *TORNADO-33* hardware provides direct connection of the *UECMX* JTAG port to the on-board TMS320C6x DSP in case *UECMX* is installed and configured for operation with on-board DSP. Therefore, all available JTAG-path configurations for *UECMX* is are similar to that with external JTAG emulator.

*TORNADO-33* on-board JTAG path for connection to MicroLAB' *UECMX* universal JTAG emulator daughter-card module for *TORNADO* DSP systems is presented at figure 2-24 (see also fig. 2-1 and fig. A-1) and comprises of *UECMX* DCM site (JP1) , TMS320VC33 JTAG port, JTAG-OUT connector and JTAG path terminating jumper.




Fig. 2-24. On-board JTAG path for connection *UECMX* to *TORNADO-33*.

*UECMX* might be configured to connect either to the on-board TMS320VC33 DSP or to any external TMS320C2xx/C3x/C4x/C5x/C54x/C6x DSP via optional MPSP or JTAG pod. This configuration is performed by the *T3CC.EXE* software utility, which is included with the *TORNADO-33* board (see chapter 4).

*UECMX* runs under the industry standard TI C3x HLL Debugger and 'C3x'/C4x Code Composer IDE, when it is configured for debugging the *TORNADO-33* on-board C6x DSP environment, and runs under any of TI C2xx, C3x, C4x, C5x, C54x, C6x, C8x HLL Debuggers or any of C2xx/C5x, C3x/C4x, C54x and C6x Code Composer IDE, when it is used for emulation of external TMS320C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP via optional MPSP or JTAG pod.

**CAUTION**

Once *UECMX* is installed onto *TORNADO-33* mainboard and configured for connection to the on-board DSP, then the on-board hardware disconnects the JTAG-IN connector from on-board JTAG-path.

In this case the external TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator, which is connected to JTAG-IN connector *TORNADO-33* is ignored and its operation does not effect the functionality of *TORNADO-33* board.

**Using UECMX with single TORNADO-33 board**

If *UECMX* is used for debugging single *TORNADO-33* board, then *UECMX* should install onto this board to the dedicated *UECMX* site header on *TORNADO-33* mainboard with the JTAG terminator jumper installed and the JTAG-OUT connector left unconnected (fig. 2-25). In this case the debugger JTAG path configuration file for *UECMX* should be normally omitted (refer to your debugger user's guide for details how to handle the JTAG path configuration file).




Fig. 2-25. Connection of *UECMX* to single *TORNADO-33* board.

**Using UECMX with multiple TORNADO-33 boards**

If *UECMX* is used for debugging either multiple *TORNADO-33* boards or *TORNADO-33* board with other JTAG devices (other *TORNADO* boards, FPGA, other DSPs) in the same JTAG path, then *UECMX* should install onto the 'first' *TORNADO-33* board in JTAG-path (see fig. 2-26).

The on-board JTAG-OUT connector of the 'first' and 'intermediate' boards should connect to the 'next' JTAG device in the JTAG path using JTAG EXTENSION CABLE in the daisy-chain manner.

The 'last' JTAG device in JTAG path should terminate JTAG path via JTAG terminator jumper and return the JTAG *TDO* signal back to JTAG emulator, which is connected to the first JTAG device in JTAG path.

The debugger JTAG path configuration file for JTAG emulator must accurately specify all JTAG devices in the JTAG path (refer to your debugger user's guide for details how to handle the JTAG path configuration file).






Fig. 2-26. Connection of UECMX to multiple TORNADO-33 boards.

### Using UECMX for emulation external TI TMS320 DSPs (TORNADO-31/31Z/33)

In case UECMX, which is installed onto TORNADO-31/31Z/33 DSP system, is also considered to emulate external TMS320C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP, then optional MPSD (C3x) or JTAG (C2xx/VC33/C4x/C5x/C54x/C6x/C8x) pod is required, which connects between UECMX and MPSD/JTAG port of target TMS320 DSP as it is presented at fig.2-27. The MPSD and JTAG pods for UECMX are the pods used with MicroLAB' MIRAGE-510DX emulator.

Selection of target MPSD/JTAG emulation path for UECMX (X-path) is performed either by T3CC.EXE software utility software for TORNADO-3x or by UECMXCC.EXE software utility for UECMX emulator module (see chapter 3 for details).




Fig. 2-27a. Using UECMX for emulation of external TMS320 DSP via optional MPSD/JTAG pod at TORNADO-31/31Z DSP systems.




Fig. 2-27b. Using *UECMX* for emulation of external TMS320 DSP via optional MPSPD/JTAG pod at *TORNADO-33* DSP systems.

When *UECMX* is configured to emulate external TMS320C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP via optional MPSPD or JTAG pod, then it can run under any of TI C2xx, C3x, C4x, C5x, C54x, C6x, C8x HLL Debuggers or any of C2xx/C5x, C3x/C4x Code Composer IDE and , C5000 and C6000 Code Composer Studio IDE.

#### CAUTION

Once *UECMX* is installed onto *TORNADO-31/31Z* mainboard and is configured to emulate external TMS320 DSP via optional MPSPD or JTAG pod, then the on-board hardware disconnects *UECMX* from on-board MPSPD path and configures the on-board MPSPD path for connection to external TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator via MPSPD-IN connector.

#### CAUTION

Once *UECMX* is installed onto *TORNADO-33* mainboard and is configured for connection to external TMS320 DSP via optional MPSPD or JTAG pod, then the on-board hardware disconnects *UECMX* from on-board JTAG-path and configures the on-board JTAG-path for connection to external TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator via JTAG-IN connector.

### Starting TI Debuggers with *TORNADO-3x* DSP Systems

The DSP must be released from the 'RESET' state and placed into the 'RUN' state prior running TI 'C3x HLL Debugger or 'C3x/'C4x Code Composer IDE (use *-cr0* command line option of *T3CC.EXE* software utility).

It is recommended that the *T3CC.EXE* software utility will be invoked with the *-r* command line option at least once just after the host PC power on or at any software trouble situation. This will guarantee that the TMS320C3x DSP will be put into known state after the DSP will be released from the 'RESET' state prior

running the TI C3x HLL Debugger or 'C3x/'C4x Code Composer IDE.

## 2.9 Software Development Tools

*TORNADO-3x* is based around TMS320C3x DSP, which are the industry standard DSP and are supported by a variety of software development tools, real-time multitasking tools, DSP algorithm development tools, and application specific function libraries from multiple 3<sup>rd</sup> party vendors.

### *Compilers and Debuggers*

Software development for *TORNADO-3x* DSP systems is supported by TI ([www.ti.com](http://www.ti.com)) TMS320 Floating-Point DSP Optimizing C Compiler and Assembly Language Tools.

Debugging of TMS320C3x DSP resident software for *TORNADO-3x* DSP systems is supported by TI C3x HLL Debugger ([www.ti.com](http://www.ti.com)) and 'C3x/'C4x Code Composer IDE. Both debuggers require either on-board optional emulation controller chip (ECC) installed for *TORNADO-31M* or *UECMX* emulation control DCM installed for *TORNADO-31/31Z/33*.

### *Hypersignal RIDE Visual DSP Algorithm Development and Simulation Tool*

*TORNADO-3x* DSP systems are supported by DSP algorithm development tools from Hyperception Inc ([www.hyperception.com](http://www.hyperception.com)), which comprise from Hypersignal Block Diagram, Hypersignal RIDE, Code Generator tools, Happl stand-alone application generator, application specific function libraries and more. Hypersignal RIDE is the visual real-time integrated DSP algorithm development and simulation environment for Windows 95/NT, and allows design entry using high-level function blocks (FIR, FFT, math, etc). The designed DSP algorithm is compiled and loaded into *TORNADO-3x* during design process in order to evaluate the algorithm parameters for real-time execution and to benefit from floating-point performance of *TORNADO-3x* DSP systems.

### *Real-time Multitasking Operating Systems (RTOS)*

*TORNADO-3x* are supported by multiple industry standard RTOS tools, which provide multitasking capabilities for user application DSP software:

- *VIRTUOSO* from Eonic Systems Inc ([www.eonic.com](http://www.eonic.com)) is an industry standard high-performance RTOS and provides full feature multitasking support. *VIRTUOSO* is rated as the best and highest-performance RTOS for DSP. It comes standard with capabilities for host file, keyboard and display I/O from DSP environment via *TORNADO-3x* host ISA-bus interface, and is available with a wide selection of function libraries for DSP, math, matrix, 2D, etc. computations.
- *NUCLEUS PLUS* from Accelerated Technology Inc ([www.atinucleus.com](http://www.atinucleus.com)) is an industry standard single-processor high-performance RTOS and provides full feature multitasking support. Although *NUCLEUS PLUS* is positioned as one of the best RTOS for industrial single-CPU applications and supports virtually any CPU available on the market, is also supports DSP and provide many benefits against other RTOS tools. It features low cost, comes standard with source codes and is royalty free. *NUCLEUS PLUS* also provides many application specific options, including *NUCLEUS FILE*, *NUCLEUS NET*, *NUCLEUS DBUG+* and many more, which also come with source codes.

### ***Application Software Tools***

Application specific tools for *TORNADO-3x* DSP system include a variety of function libraries for DSP, math, vector, image, etc computation, as well as function libraries for vocoder/fax/modem applications and audio multimedia.

## Chapter 3. Installation and Configuration

This chapter includes instructions for configuring and installation of *TORNADO-3x* DSP systems into host ISA-bus PC.

### 3.1 Setting I/O Base Address for Host ISA-bus I/O Interface

You have to setup ISA-bus I/O base address for host ISA-bus I/O interface of *TORNADO-3x* prior installation of *TORNADO-3x* board into ISA-bus slot of host PC. This procedure should be done while host PC power is switched off.

I/O base address for host ISA-bus I/O interface of *TORNADO-3x* is configured by means of on-board DIP-switch SW1 (see fig.A-1) in accordance with configuration setting in table 2-5.

#### CAUTION

When setting I/O base address for host ISA-bus I/O interface be sure to check I/O base address for other hardware installed in your host PC in order to avoid I/O address conflicts on ISA-bus.

*TORNADO-3x* is shipped from factory with I/O base address for host ISA-bus I/O interface in accordance with default settings from table 2-5.

### 3.2 Setting Interrupt Request Line for Host PC

Setting of host PC interrupt request line is optional procedure for *TORNADO-3x* and should be performed in accordance with requirements of application software that you use together with *TORNADO-3x*. This procedure should be done while host PC power is switched off.

Setting of host PC interrupt request line is provided via on-board host PC interrupt request jumper J1 (see fig.A-1). See section 2.5 for details about *TORNADO-3x* host PC interrupt support. *TORNADO-3x* is shipped from factory without PC interrupt request jumper installed.

**CAUTION**

When setting host CPU interrupt request line be sure to check interrupt requests for other hardware installed in your host PC in order to avoid interrupt request conflicts on ISA-bus.

### 3.3 Installation of *TORNADO-3x* Mainboard into Host PC

After I/O base address for host ISA-bus I/O interface of *TORNADO-3x* has been configured and host PC interrupt request line has been setup, you can now install *TORNADO-3x* board into 16-bit ISA-bus slot of host PC and screw on-board *TORNADO-3x* mounting bracket to rear panel of host PC. Afterthat, you can safely switch on power of host PC and load operating system of your PC.

### 3.4 Configuring Memory Base Address for Host ISA-bus Memory Interface

After *TORNADO-3x* has been installed into PC, PC power has been switched on, and PC operating system (DOS or Windows) has been loaded, you can proceed with configuring ISA-bus memory base address for host ISA-bus memory interface of *TORNADO-3x*.

It is recommended to use *T3XCC.EXE* software utility for configuring ISA-bus memory base address for host ISA-bus memory interface of *TORNADO-3x* at DOS prompt.

#### *Setting host PC software environment for accessing host ISA-bus memory interface of TORNADO-3x*

Prior you will start working with *TORNADO-3x* host ISA-bus memory interface, you have to configure host PC software environment in accordance with table 2-3 in order it can properly communicate with host ISA-bus memory interface of *TORNADO-3x*.

If memory base address of *TORNADO-3x* host ISA-bus memory interface should be set to *D8000H* hex value, then this requires including the following line into CONFIG.SYS file of host DOS or WINDOWS operating system:

*Device=C:\DOS\EMM386.EXE noems x=D800-DFFF*

*or*

*Device=C:\WINDOWS\EMM386.EXE noems x=D800-DFFF*

The "*x=D800-DFFF*" option for the *EMM386.EXE* memory driver informs *EMM386.EXE* memory driver to reserve the *D8000H..DFFFFH* UMB area, so it will might be used for communication with *TORNADO-3x* host ISA-bus memory interface.

Should you need to set different memory base address of *TORNADO-3x* host ISA-bus memory interface in accordance with table 2-3, then you should setup appropriate "*x=*" option for *EMM386.EXE* memory driver in CONFIG.SYS file. Please refer to documentation for DOS and WINDOWS operating system for details.

**CAUTION**

In case you have PCI PnP cards with UMB mapped memory-based PCI host interface (above 640KB and below 1MB of PC memory address space) installed into your PC along with *TORNADO-3x* board(s), then you have to reserve appropriate UMB area space for *TORNADO-3x* host ISA-bus memory interface via host PC build-in PCI BIOS on PC boot.

**Setting Memory Base Address for Host ISA-bus Memory Interface**

You have to invoke *T3CC.EXE* software utility with *-imXXXXX* command line option in order to setup ISA-bus memory base address for host ISA-bus memory interface of *TORNADO-3x* at DOS prompt in accordance with table 2-3.

The following example sets *D8000H* memory base address for host ISA-bus memory interface of *TORNADO-3x*:

*T3CC -imD8000*

In case I/O base address of host ISA-bus I/O interface of *TORNADO-3x* differs from default value specified in table 2-5, then you have also specify *-ipXXX* command line option (where *XXX* denotes I/O base address of host ISA-bus I/O interface for *TORNADO-3x*) in DOS command line when invoking *T3CC.EXE* software utility.

The following example shows how to invoke *T3CC.EXE* software utility for *TORNADO-3x* DSP system with I/O base address for host ISA-bus I/O interface being configured to 300H value:

*T3CC -imD8000 -ip300*

**Switching Off Host ISA-bus Memory Interface**

The following example shows how to switch off host ISA-bus memory interface of *TORNADO-3x* DSP system:

*T3CC -im0*

**CAUTION**

When setting memory base address for host ISA-bus memory interfaces be sure to check memory base address for other hardware installed in your host PC in order to avoid memory address conflicts on ISA-bus.

**3.5 Installation of SRAM banks for *TORNADO-31Z/31M***

*TORNADO-31Z/31M* come standard with one SRAM memory bank installed and allows expansion of on-board SRAM by the user using memory components as listed below (see section 2.2 and Appendix-A for more details):

- *TORNADO-31Z* allows installation of up to 1Mx32 0ws of the on-board SRAM, which comprises of two SRAM banks (#0..#1). Each SRAM bank is designed to carry one plug-in SRAM/PLCC chip.

SRAM bank #0 can also carry four SRAM/DIP chips in order to provide small on-board SRAM capacity 8K..128Kx32 and to reduce memory cost in case high-density on-board memory is not required for user DSP applications.

- *TORNADO-31M* allows installation of up to 1Mx32 0ws of the on-board SRAM, which comprises of two SRAM banks (#0..#1). Each SRAM bank is designed to carry one plug-in SRAM/PLCC chip.

#### CAUTION

In case several SRAM banks are installed on *TORNADO-31Z/31M* DSP systems, then all SRAM banks should have identical SRAM/PLCC chips installed.

#### CAUTION

You cannot install both SRAM/PLCC chip and SRAM/DIP chips simultaneously into SRAM bank #0 of *TORNADO-31Z*.

#### Installation of SRAM/PLCC Chips into SRAM Banks

SRAM banks of *TORNADO-31Z/31M* DSP systems are designed to accommodate high-density 64K/128K/256K/512Kx32 SRAM chips in 68-pin PLCC IC package with 15ns data access time from EDI (fig.3.1).




Fig.3-1. SRAM/PLCC chip for *TORNADO-31Z/31M*.

SRAM/PLCC chips can be installed into SRAM banks sockets S1..S4 on *TORNADO-31Z/31M* mainboard (see fig.A-1 and fig.3-2).



**CAUTION**

In case several SRAM banks are installed on *TORNADO-31Z/31M* DSP system, then all SRAM banks should have identical SRAM/PLCC chips installed.

**CAUTION**

You have to match correct orientation of SRAM/PLCC chips when installing SRAM/PLCC chips into SRAM banks sockets on *TORNADO-31Z/31M* mainboard. If you do not match correct orientation of SRAM/PLCC chips you can damage SRAM/PLCC modules and/or of *TORNADO-31Z/31M* on-board hardware.





Fig.3-2a. Installation of SRAM/PLCC chip into the SRAM bank socket on *TORNADO-31Z* mainboard.



**Fig.3-2b.** Installation of SRAM/PLCC chip into the SRAM bank socket on *TORNADO-31M* mainboard.

After SRAM/PLCC chips have been installed into SRAM banks on *TORNADO-31Z/31M* mainboard, then the on-board jumper set J2, which defines on-board SRAM banks size, must be configured to meet SRAM/PLCC chips capacity (refer to table 3-1). This is required to have continuous memory address space for all SRAM banks.

**Table 3-1.** SRAM bank size for *TORNADO-31Z/31M*.

SRAM/PLCC chip type	SRAM bank size	installed J2 jumper
ED18L3264	64Kx32	J2-1
ED18L32128 (TORNADO-31Z/31M)  SRAM/DIP chips are installed in SRAM bank #0 (TORNADO-31Z only)	128Kx32	J2-2
ED18L32256	256Kx32	J2-3
ED18L32512	512Kx32	J2-4

### **Installation of SRAM/DIP Chips into SRAM Bank #0 of TORNADO-31Z**

Along with installation of SRAM/PLCC chips into SRAM banks #0 and #1 of *TORNADO-31Z* DSP system, SRAM bank #0 can also accommodate four SRAM/DIP chips in order to have small 8K..128Kx32 on-board

SRAM capacity thus reducing memory cost for those DSP applications, which do not require high-density on-board memory.

**CAUTION**

You cannot install both SRAM/PLCC chip and SRAM/DIP chips simultaneously into SRAM bank #0 of *TORNADO-31Z*.


Compatible SRAM/DIP chips are the industry standard 8K/32K/64K/128Kx8 SRAM chips with access time 15ns. The IC package must be either DIP-28 (8K/32Kx8) or DIP-32 (64K/128Kx8) with 300MIL package width.

**CAUTION**

When installing SRAM/DIP chips into SRAM bank #0 of *TORNADO-31Z*, then four SRAM/DIP chips should be installed simultaneously into sockets S5-1..S5-4 of SRAM bank #0 in order to provide (see fig.A-1 and fig.3-3).

**CAUTION**

You have to match correct orientation of SRAM/DIP chips when installing SRAM/DIP chips into sockets S4..S8 of *TORNADO-31Z* on-board SRAM bank #0. If you do not match correct orientation of SRAM/DIP chips, you can damage SRAM/DIP chips and/or *TORNADO-31Z* on-board hardware.



**Fig.3-3.** Installation of SRAM/DIP chips into sockets S4..S8 of *TORNADO-31Z* on-board SRAM bank #0 (A: - installation of SRAM/DIP chips in DIP-28 package; B: - installation of SRAM/DIP chips in DIP-32 package).

When installing SRAM/DIP chips into sockets S4..S8 of SRAM bank #0, you have to configure on-board *TORNADO-31Z* hardware to recognize those SRAM/DIP chips correctly by means of on-board jumper J3 in accordance with table 3-2 and fig.A-1.

**Table 3-2.** Setting SRAM/DIP chips type for SRAM bank #0 of *TORNADO-31Z*.

SRAM DIP chips type for SRAM bank #0	jumper J3
8Kx8 15ns (DIP-28)	1-2
32Kx8 15ns (DIP-28) 64Kx8 15ns(DIP-32) 128Kx8 15ns (DIP-32)	2-3

**Note:** 1. Highlighted configuration corresponds to default factory settings.

**CAUTION**

When installing SRAM/DIP chips into sockets S4..S8 of *TORNADO-31Z* on-board SRAM bank #0, you have to set the on-board SRAM banks size to 128Kx32 by means of jumper set J2 in accordance with table 3-1b.

### 3.6 Installation of *UECMX* DCM onto *TORNADO-31/31Z/33* Mainboard

You have to install *UECMX* module as a DCM (see fig.1-1) into the dedicated on-board site connector JP5 on *TORNADO-31/31Z/33* mainboard (see fig.1-1 and fig.A-1).

**CAUTION**

Once you have installed the *UECMX* DCM onto the *TORNADO-31/31Z/33* mainboard, you cannot use SIOX-B site for installation of SIOX DCMs.

In order to install *UECMX* module onto *TORNADO-31/31Z/33* mainboard you have to follow the instructions below (see fig.3-4):

- switch off power of host PC and remove *TORNADO-31/31Z/33* board from ISA-bus slot
- slant *UECMX* module
- insert the on-module connector for active buffer pod into the corresponding hole in the *TORNADO-31/31Z/33* mounting bracket
- plug in the *UECMX* male header into the dedicated DCM site header JP5 at *TORNADO-31/31Z* mainboard or into dedicated DCM site header JP1 at *TORNADO-33* mainboard
- set ISA-bus I/O base address for the *UECMX* module using the on-module DIP-switch in accordance with “*MIRAGE-510DX/UECMX* User’s Guide”.




Fig.3-4. Installation of *UECMX* module onto the *TORNADO-31/31Z/33* mainboard.

*UECMX* can connect both to the on-board TMS320C3x DSP and to any external TMS320C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP via optional MPSPD or JTAG pod.

### Configuring *UECMX* to connect to MPSPD/JTAG port of on-board TMS320C3x DSP

After power-on, *UECMX* connects to MPSPD port (*TORNADO-31/31Z*) or JTAG port (*TORNADO-33*) of on-board TMS320C3x DSP. You do not need to use any external MPSPD/JTAG pod for this configuration in order to debug on-board TMS320C3x DSP environment.

#### CAUTION

When using the *UECMX* emulator DCM to emulate the on-board TMS320VC33 DSP at *TORNADO-33* DSP system, be sure to set properly the on-board JTAG path terminating jumper J2 in accordance with figures 2-24, 2-25, 2-26.

If you need to configure *UECMX* to connect to MPSPD/JTAG port of on-board TMS320C3x DSP after it has been configured to emulate external TMS320 DSP, then you should use *T3CC.EXE* or *UECMXCC.EXE* software utility with '-ei' command line option.

*T3CC -ei*  
*UECMXCC -ei*

If *UECMX* is allocated at the I/O base address, which differs from default 240H I/O base address, then you have to use ‘-epXXX’ command line option for *T3CC.EXE* utility and ‘-pXXX’ command line option for *UECMXCC.EXE* utility in order to specify I/O base address for *UECMX* (refer to “*MIRAGE-510DX/UECMX* User’s Guide” for details). The following example configures *UECMX*, which is allocated at 280H I/O base address, to connect to MPSD/JTAG port of on-board TMS320C3x DSP:

```
T3CC -ei -ep280
UECMXCC -ei -p280
```

### Using *UECMX* for emulation of external TMS320 DSP

If you want to use *UECMX* to emulate external TMS320C2xx/C3x/C4x/C5x/C54x/C6x/C8x DSP, you have to use optional MPSD (C3x) or JTAG (C2xx/VC33/C4x/C5x/C54x/C6x) external pod for connection between the *UECMX* and target TMS320 DSP.

In order to configure the *UECMX* to connect to external TMS320 DSP, you can use either *T3CC.EXE* or *UECMXCC.EXE* software utilities with ‘-ex’ command line option and the ‘-epXXX’ command line option for *T3CC.EXE* utility and ‘-pXXX’ command line option for *UECMXCC.EXE* utility in order to specify I/O base address for *UECMX* (refer to “*MIRAGE-510DX/UECMX* User’s Guide” for details), which differs from default 240H I/O base address.

The following example configures *UECMX*, which is allocated at 280H I/O base address, to connect to external TMS320 DSP via optional external buffer MPSD or JTAG pod::

```
T3CC -ex -ep280
UECMXCC -ex -p280
```

## 3.7 Installation of Emulation Controller Chip (ECC) onto *TORNADO-31M* Mainboard

Installation of emulation controller chip (*ECC*) into the dedicated socket S6 of *TORNADO-31M* board should be performed while host PC power is off.

### Installation of *ECC*

In order to install emulation controller chip (*ECC*) into the S6 socket onto *TORNADO-31M* board follow recommendations below (see fig. 3-5):

- switch off power of host PC
- remove *TORNADO-31M* board from host PC ISA-bus slot
- take *ECC* by your fingers in such way that its front (labeling) surface is turned to you
- adjust *ECC* to be parallel to the surface of the corresponding S6 PLCC-44 socket on *TORNADO-31M* board
- rotate *ECC* in such way, that the key corner of its PLCC-44 package would match the corresponding corner of on-board S6 PLCC-44 socket
- safely insert *ECC* into on-board S6 PLCC-44 socket
- safely plug and fix *ECC* in the on-board S6 PLCC-44 socket
- install *TORNADO-31M* install into 8-bit ISA-bus slot of host PC

- switch on power of host PC




Fig.3-5. Installation of emulation controller chip (ECC) onto *TORNADO-31M* board.

### Setting I/O Base Address for ECC

You have to invoke *T3CC.EXE* software utility with *-epXXX* command line option in order to activate *ECC* and allocate it at ISA I/O base address in accordance with table 2-11.

The following example activates *ECC* and allocates it default 240H at ISA I/O base address:

```
T3CC -ep240
```

In case I/O base address of host ISA-bus I/O interface of *TORNADO-31M* differs from the default value in table 2-5, then you have also specify the *-ipXXX* command line option (where *XXX* denotes I/O base address of host ISA-bus I/O interface for *TORNADO-31M*) when invoking *T3CC.EXE* software utility.

The following example shows how to activate *ECC* and allocate it at default 240H I/O base address for *TORNADO-31M* DSP system, which is configured at 300H ISA-bus I/O base address for its host ISA-bus I/O interface:

```
T3CC -ep240 -ip300
```

### Switching ECC Off and Deallocating it from ISA-bus I/O Address Space

The following example shows how to switch off *ECC* and deallocate it out from ISA-bus I/O address space:

```
T3CC -ep0
```



*T3CC -ep0 -ip300*

**CAUTION**

When setting I/O base address for *ECC* be sure to check I/O base address for other hardware installed in your host PC in order to avoid I/O address conflicts on ISA-bus.



## Chapter 4. Utility Software

This chapter contains description of utility software for *TORNADO-3x* DSP system.

### 4.1 *TORNADO-3x* Control Center (*T3CC.EXE*)

*T3CC.EXE* (“*TORNADO-3x* Control Center”) software utility program is the DOS command line control software tool for all *TORNADO-3x* DSP systems, which provides easy and powerful user control over *TORNADO-3x* hardware.

*T3CC.EXE* utility features the following functionality:

- display and sets registers of *TORNADO-3x* host ISA-bus I/O interface
- configures *TORNADO-3x* host ISA-bus memory interface
- reads/writes to on-board SB resources (SRAM and PIOX) via *TORNADO-3x* host ISA-bus memory interface
- configures *UECMX* and *ECC*.

*T3CC.EXE* utility should be invoked from DOS prompt with up to ten command line options:

*T3CC* [-option1] [-option2] [-option3] ...

Each command line option corresponds to specific *TORNADO-3x* hardware control operation. The following is a list of available command line options for *T3CC.EXE* utility. Some command line options are specified with reserved command line options in brackets, which correspond to command line options for *T3CC.EXE* utility for old *TORNADO-3x* DSP systems rev.1A/1B, and are provided for compatibility purposes.

#### System Control via *CONTROL REGISTER*

<i>-c</i> ( <i>-cd</i> )	Display current contents of <i>CONTROL REGISTER</i> .
<i>-cc</i> ( <i>-ccd</i> )	Display current setting for host SB data cycle format, which is specified by { <i>SB_CCL-0</i> , <i>SB_CCL-1</i> } bit field of <i>CONTROL REGISTER</i> .
<i>-ccb</i>	Set 8-bit (byte) format for host SB data cycle. Corresponds to setting of { <i>SB_CCL-0</i> , <i>SB_CCL-1</i> } bit field of the <i>CONTROL REGISTER</i> to the {0,0} state.
<i>-cch</i>	Set 16-bit (halfword) format for host SB data cycle. Corresponds to setting of { <i>SB_CCL-0</i> , <i>SB_CCL-1</i> } bit field of <i>CONTROL REGISTER</i> to the {1,0} state.
<i>-ccw</i>	Set 32-bit (word) format for host SB data cycle. Corresponds to setting of { <i>SB_CCL-0</i> , <i>SB_CCL-1</i> } bit field of <i>CONTROL REGISTER</i> to the {0,1} state.
<i>-cg</i> ( <i>-cgd</i> )	Display current state of <i>SB_GLOCK</i> bit (global SB locking by host ISA-bus memory interface) of <i>CONTROL REGISTER</i> .
<i>-cg0</i>	Clear <i>SB_GLOCK</i> bit of <i>CONTROL REGISTER</i> and unlock SB.

<i>-cg1</i>	Set <i>SB_GLOCK</i> bit of <i>CONTROL REGISTER</i> for immediate active SB locking.
<i>-cl (-cld)</i>	Display current state of <i>SB_LOCK</i> bit (SB locking by host ISA-bus memory interface) of <i>CONTROL REGISTER</i> .
<i>-cl0</i>	Clear <i>SB_LOCK</i> bit of <i>CONTROL REGISTER</i> and unlock SB.
<i>-cl1</i>	Set <i>SB_LOCK</i> bit of <i>CONTROL REGISTER</i> and issue active SB locking during nearest SB access from host ISA-bus memory interface.
<i>-cie (-cied)</i>	Display current state of <i>SB_ERROR_IE</i> bit (host interrupt enable on SB error) of <i>CONTROL REGISTER</i> .
<i>-cie0</i>	Clear <i>SB_ERROR_IE</i> bit of <i>CONTROL REGISTER</i> and disable host interrupts on SB error.
<i>-cie1</i>	Set <i>SB_ERROR_IE</i> bit of <i>CONTROL REGISTER</i> and enable host interrupts on SB error.
<i>-cim (-cimd)</i>	Display current state of <i>MH_RQ_IE</i> bit (host interrupt enable on requests from TMS320C3x DSP) of <i>CONTROL REGISTER</i> .
<i>-cim0</i>	Clear <i>MH_RQ_IE</i> bit of <i>CONTROL REGISTER</i> and disable host interrupts on requests from TMS320C3x DSP.
<i>-cim1</i>	Set <i>MH_RQ_IE</i> bit of <i>CONTROL REGISTER</i> and enable host interrupts on requests from TMS320C3x DSP.
<i>-cr (-crd)</i>	Display current state of reset signal for TMS320C3x DSP, which is specified by <i>M_GO</i> bit of <i>CONTROL REGISTER</i> .
<i>-cr0</i>	Remove reset signal for TMS320C3x DSP, i.e. put DSP into “RUN” state. This option sets <i>M_GO</i> bit of <i>CONTROL REGISTER</i> .
<i>-cr1</i>	Apply reset signal for TMS320C3x DSP, i.e. put DSP into “RESET” state. This option clears <i>M_GO</i> bit of <i>CONTROL REGISTER</i> .

### Flag Registers Control

<i>-fsr</i>	Display contents of <i>FLAG SELECTOR REGISTER</i> .
<i>-fsrXX</i>	Select flag register #XX ( <i>hex</i> ), i.e. load XX 8-bit hex data into <i>FLAG SELECTOR REGISTER</i> .
<i>-fr</i>	Display contents of currently selected flag register (display <i>FLAG STATUS REGISTER</i> ). The number of currently selected flag register is defined by the contents of <i>FLAG SELECTOR REGISTER</i> .
<i>-frXX</i>	Loads XX 8-bit XX hex data into the currently selected flag register (load <i>FLAG CONTROL REGISTER</i> ). The number of currently selected flag register is defined by the contents of <i>FLAG SELECTOR REGISTER</i> ..
<i>-frs (-fd)</i>	Display contents of <i>SYS_STATUS_FRG</i> flag register.

<i>-fe (-fed)</i>	Display current state of <i>SB_ERROR</i> flag from <i>SYS_STATUS_FRG</i> flag register.
<i>-fe0</i>	Clear <i>SB_ERROR</i> flag, i.e. write to <i>CLEAR_SB_ERROR_FRG</i> flag register.
<i>-fb (-fbd)</i>	Display current state of <i>SB_ACK</i> flag from <i>SYS_STATUS_FRG</i> flag register.
<i>-fh (-fhd)</i>	Display current state of <i>MH_RQ</i> flag from <i>SYS_STATUS_FRG</i> flag register.
<i>-fh0</i>	Clear <i>MH_RQ</i> flag, i.e. write to <i>CLEAR_MH_RQ_FRG</i> flag register.
<i>-fm1</i>	Generate interrupt request to TMS320C3x DSP, i.e. write to <i>SET_HM_RQ_FRG</i> flag register.
<i>-fds</i>	Display and interpret contents of <i>DSP_STATUS_FRG</i> flag register.
<i>-fdsm</i>	Display current state of <i>MLock</i> flag from <i>DSP_STATUS_FRG</i> flag register.
<i>-fdsr</i>	Display current state of <i>DSP_M_GO</i> flag from <i>DSP_STATUS_FRG</i> flag register.
<i>-fc</i>	Display and interpret contents of <i>COMPAT_FRG</i> flag register of <i>TORNADO-33</i> DSP system.
<i>-fcr</i>	Display current state of <i>DSP_PXSX_SFT_RESET_EN</i> bit from <i>COMPAT_FRG</i> flag register of <i>TORNADO-33</i> DSP system.
<i>-fcr0</i>	Set <i>DSP_PXSX_SFT_RESET_EN</i> bit from <i>COMPAT_FRG</i> flag register of <i>TORNADO-33</i> DSP system to the '0' state, i.e. enable compatibility with <i>TORNADO-31/31Z/31M</i> DSP systems for generation of reset signal for SIOX and PIOX/PIOX-16 DCM sites equal to the DSP reset signal. This command line option can be used only while DSP is in the reset state.
<i>-fcr1</i>	Set <i>DSP_PXSX_SFT_RESET_EN</i> bit from <i>COMPAT_FRG</i> flag register of <i>TORNADO-33</i> DSP system to the '1' state, i.e. enable generation of individual reset signals for SIOX and PIOX/PIOX-16 DCM sites by on-board DSP via <i>PXSX_RUN_RG</i> register. This command line option can be used only while DSP is in the reset state.
<i>-frdi</i>	Display <i>TORNADO-3x</i> device ID, i.e. display contents of <i>DEV_ID0_FRG</i> and <i>DEV_ID1_FRG</i> flag registers.

### **SB Access Control**

<i>-ba (-bad)</i>	Display contents of <i>SB PAGE MAPPER</i> register that defines <i>SMP</i> SB base address for host-to-SB access.
<i>-ba/XXXXXX</i>	Load <i>SB PAGE MAPPER</i> register with the <i>SMP</i> SB base address that corresponds to <i>XXXXXX</i> hex SB address of 32-bit SB data word.

- bdSA,EA** Display SB data in 32-bit data format. The **SA** and **EA** parameters specify hex SB starting and ending addresses of 32-bit SB data words correspondingly. Final contents of **SB PAGE MAPPER** register will be set to the **SMP** SB base address that corresponds to **EA** address.
- bdSA@bS,EA@bE** Display SB data in 8-bit (byte) data format. The **SA** and **EA** parameters specify hex SB starting and ending addresses of 32-bit SB data words correspondingly whereas **bS** and **bE** parameters specify byte offsets (0..3) inside the 32-bit starting and ending data words correspondingly. Final contents of **SB PAGE MAPPER** register will be set to the **SMP** SB base address that corresponds to **EA** address.
- bdSA@hS,EA@hE** Display SB data in 16-bit (halfword) data format. The **SA** and **EA** parameters specify hex SB starting and ending addresses of 32-bit SB data words correspondingly whereas **hS** and **hE** parameters specify halfword offsets (0..1) inside the 32-bit starting and ending data words correspondingly. Final contents of **SB PAGE MAPPER** register will be set to the **SMP** SB base address that corresponds to **EA** address.
- bwAAAAAA,XXXXXXXX** Write 32-bit **XXXXXXXX** hex data word at **AAAAAA** hex SB address. The **AAAAAA** parameter defines SB address of 32-bit SB word. **SB PAGE MAPPER** register will be set to the **SMP** SB base address that corresponds to **AAAAAA** address.
- bwAAAAAA@bS,XX** Write 8-bit **XX** hex data into **bS**-th byte (0..3) of 32-bit SB data word at **AAAAAA** hex SB address. **SB PAGE MAPPER** register will be set to the **SMP** SB base address that corresponds to **AAAAAA** address.
- bwAAAAAA@hS,XXXX** Write 16-bit **XXXX** hex data (halfword) into **hS**-th halfword (0..1) of 32-bit SB data word at **AAAAAA** hex SB address. **SB PAGE MAPPER** register will be set to the **SMP** SB base address that corresponds to **AAAAAA** address.

### Setting I/O and Memory Base Addresses for Host ISA-bus Interface

- im** Display ISA-bus memory base for host ISA-bus memory interface of **TORNADO-3x** in accordance with table 2-3 (display and interpret contents of **ISA\_MI\_BADDR\_FRG** flag register).
- imXXXXX** Set **XXXXX** hex ISA-bus memory base address for host ISA-bus memory interface of **TORNADO-3x** in accordance with table 2-3 (load **ISA\_MI\_BADDR\_FRG** flag register). If **T3CC.EXE** utility is invoked with **-bd** or **-bw** command line options and option **-im** is not specified (or **ISA\_MI\_BADDR\_FRG** flag register was not loaded previously), then the default **D8000H** ISA-bus memory base address will be used for host ISA-bus memory interface during host-to-SB access, and option **-im0** will be automatically executed on exit from **T3CC.EXE** utility in order to deactivate host ISA-bus memory interface afterthat.
- im0** Deactivates host ISA-bus memory interface of **TORNADO-3x**, i.e. removes it from ISA-bus memory address on exit from **T3CC.EXE** utility.

**-ipXXX** Specifies *XXX* hex I/O base address for host ISA-bus I/O interface. If this option is omitted, then default factory setting in accordance with table 2-5 will be used.

### **UECMX and ECC Control**

**-epXXX** Set the *XXX* hex I/O base address for *UECMX* module or activate and allocate *ECC* chip at *XXX* hex I/O base address. Default setting corresponds to the factory 240H default setting. In case *D\_OPTIONS* DOS system variable for TI TMS320C3x HLL Debugger is set and its list includes *-pXXX* option, then *XXX* hex I/O address will be used as default I/O base address for *UECMX/ECC* instead of default setting.

**-ei** Connect emulation controller of *UECMX* module to scan-path interface of *TORNADO-3x* on-board TMS320C3x DSP or activate and allocate *ECC* chip at default 240H I/O base address. This option is used for debugging *TORNADO-3x* resident DSP software. No active buffer pod is required for debugging *TORNADO-3x* on-board TMS320C3x DSP if this option is set.

**-ex** Connect emulation controller of *UECMX* module to scan-path interface of external TMS320 DSP via optional MPSD or JTAG pod or switch off *ECC* chip and deallocate it from ISA-bus I/O address area. This option is used to debug external TMS320 DSP and to switch off *ECC* chip. When this option is set, then external TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator can be connected to a dedicated on-board header of *TORNADO-3x* in order to debug on-board TMS320C3x DSP.

**-er** Perform software reset of *UECMX* module or *ECC* chip. This option is recommended on invocation and exit from TI TMS320C3x HLL Debugger.

### **General System Control Options**

**-r** Perform software reset of *TORNADO-3x* host ISA-bus interface. All registers of host ISA-bus interface are put into default states, the *ECC* chip of *TORNADO-31M* is reset, DSP is put into 'RESET' state, all error flags are reset, and all host interrupt enable masks are reset. Also, the <NOP> and <B 0x000001> program code is written into reset vector of DSP reset/interrupt table, which guarantees that DSP will be in known state after the DSP reset line will be released prior running the TI C3x HLL Debugger or GoDSP C3x/C4x Code Composer IDE via DSP MPSD emulator interface.

### **Utility Options**

**-p** Set page-by-page display mode. The "ESC" keypress terminates display output whereas any other keypress results in the next page display.

**-?** Display help list for the *T3CC.EXE* utility program. Help list is displayed also when the *T3CC.EXE* utility program is invoked without command line options.

*T3CC.EXE* utility processes command line options in accordance with the following priority list:

1. *CONTROL REGISTER* control options
2. *FLAG STATUS REGISTER* and *FLAG CONTROL REGISTER* control options
3. *UECMX* control options
4. SB access control options.

*T3CC.EXE* utility returns DOS *exit code* in case it is invoked with *-im*, *-c*, *-cr*, *-cg*, *-cl*, *-cie*, *-cim*, *-fsr*, *-fr*, *-frs*, *-fe*, *-fb*, and *-fh* command line options, which correspond to display of contents of registers, bits and flags of *TORNADO-3x* host ISA-bus interface. The exit code returned corresponds to current value or contents of last displayed bit, bit field, flag or register. Exit code is useful when *T3CC.EXE* utility is integrated into DOS batch (.BAT) file that provides conditional processing. Exit code of *T3CC.EXE* utility program can be analyzed using succeeding '*IF ERRORLEVEL*' DOS batch file commands. The following example of DOS batch file performs conditional processing of *SB\_ERROR* flag of *TORNADO-3x*:

```
...
T3CC -fed
IF ERRORLEVEL 1 T32CC -fe0
...
```

When multiple data display options for the *T3CC.EXE* utility are specified, then the returned exit code will correspond to the last processed data display command line option.

In case error is detected by *T3CC.EXE* utility, then the exit code '255' is returned. If *T3CC.EXE* utility is invoked without any data display command line options and no errors is detected, then the exit code '0' is returned.

## 4.2 *TORNADO-3x* COFF Loader Utility (*T3COFF.EXE*)

Uploading of TI TMS320C3x COFF-files (output .OUT files from TI Floating-point C/Assembler compilers) into *TORNADO-3x* on-board SB areas and TMS320C3x DSP on-chip environment can be performed by means of *T3COFF.EXE* software utility, that is included with utility software for *TORNADO-3x*. *T3COFF.EXE* utility loads TI TMS320C3x COFF-file into *TORNADO-3x* DSP environment via host ISA-bus memory interface without utilization of emulation controller *ECC* or *UECMX* emulation control DCM.

COFF-file can be uploaded into the *TORNADO-3x* environment using different modes:

- *standard mode*, i.e. when data is uploaded to on-board SB areas via host ISA-bus memory interface without affecting TMS320C3x DSP chip reset line and SB locking
- *reset mode*, i.e. when data is uploaded to on-board SB areas and TMS320C3x DSP on-chip environment via host ISA-bus memory interface while holding TMS320C3x DSP in 'RESET' state
- *global SB locking mode*, i.e. when data is uploaded to on-board SB areas via host ISA-bus memory interface using global SB locking
- *SB locking mode*, i.e. when data is uploaded to on-board SB areas via host ISA-bus memory interface using the SB locking.

All modes except for *reset mode* provide uploading of COFF-file into SB areas only. However, these modes do not effect reset signal for TMS320C3x DSP, and data can be uploaded in parallel with TMS320C3x DSP running.

*Reset mode* provides uploading of COFF-file into both on-board SB areas and TMS320C3x DSP on-chip environment (including DSP on-chip memory and peripherals). This is performed by means of using run-time



TMS320C3x loader that is loaded into on-board SRAM and then removed automatically by *T3COFF.EXE* utility each time loader recognizes that COFF-file data section should be loaded into the DSP on-chip resources.

Uploading of COFF-file into *TORNADO-3x* is performed by invoking *T3COFF.EXE* utility from DOS command line:

```
T3COFF FILENAME[.OUT] [-option1] [-option2] [-option3] ...
```

If file extension is missed for source *FILENAME* COFF-file, then .OUT extension is assumed. The following is list of command line options for *T3COFF.EXE* utility, which are grouped into several functional groups.

### Upload Mode Control

- lr*

Set *RESET* mode for uploading of COFF-file. COFF-file is uploaded while holding TMS320C3x DSP in ‘RESET’ state by means of clearing the *M\_GO* bit of *CONTROL REGISTER*. This mode is used for uploading of source program/data modules and supports uploading into both on-board SB areas and TMS320C3x DSP on-chip memory and peripherals. TMS320C3x DSP can be placed into the ‘RUN’ state on exit from *T3COFF.EXE* utility using *-cr0* command line option. The *-lr* option is assumed as default if none of *-lg*, *-ll* and *-ln* options is specified.
- lg*

Set *GLOBAL SB LOCKING* mode for uploading of COFF-file. COFF-file is uploaded into on-board SB areas while holding SB locking by means of setting *SB\_GLOCK* bit of *CONTROL REGISTER*. TMS320C3x DSP will not be able to access SB areas until uploading will be finished. TMS320C3x DSP on-chip resources cannot be loaded in this mode. This mode is normally used for uploading of shared data into on-board SB areas while TMS320C3x DSP is executing a program.
- ll*

Set *SB LOCKING* mode for uploading of COFF-file. COFF-file is uploaded into on-board SB areas while holding SB locking by means of setting *SB\_LOCK* bit of *CONTROL REGISTER*. TMS320C3x DSP will not be able to access SB areas until uploading will be finished. TMS320C3x DSP on-chip resources cannot be loaded in this mode. This mode is normally used for uploading of shared data into on-board SB areas while TMS320C3x DSP is executing a program.
- ln*

Set *STANDARD* mode for uploading of COFF-file. COFF-file is uploaded without affecting the ‘RESET’ state of TMS320C3x DSP and without SB locking. TMS320C3x DSP will be able to access on-board SB areas during uploading of COFF-file. The on-board TMS320C3x DSP on-chip resources cannot be loaded during this mode. This mode is normally used for uploading of run-time program or data into on-board SB areas while on-board TMS320C3x DSP chip is executing a program.
- xi*

Exclude uploading of TMS320C3x DSP on-chip memory and peripherals when using the *RESET* mode for uploading. This option should be used together with *-lr* option only.

### Restarting TMS320C542 DSP on Exit

**-cr0** Restart TMS320C3x DSP on exit from *T3COFF.EXE* utility. This option corresponds to toggling *M\_GO* bit from *CONTROL REGISTER*.

### Viewing Directory of COFF-file

**-d** List directory (sections loading information) for COFF-file. COFF-file will be not loaded into *TORNADO-3x* environment and all other command line options specified will be ignored.

### Setting Base Addresses of ISA-bus Memory and I/O Interfaces

**-imXXXXX** Set *XXXXX* hex ISA-bus memory base address for host ISA-bus memory interface of *TORNADO-3x* in accordance with table 2-3 (load *ISA\_MI\_BADDR\_FRG* flag register). If *T3CC.EXE* utility is invoked with *-bd* or *-bw* command line options and option *-im* is not specified (or *ISA\_MI\_BADDR\_FRG* flag register was not loaded previously), then the default *D8000H* ISA-bus memory base address will be used for host ISA-bus memory interface during host-to-SB access, and option *-im0* will be automatically executed on exit from *T3CC.EXE* utility in order to deactivate host ISA-bus memory interface afterthat.

**-im0** Deactivates host ISA-bus memory interface of *TORNADO-3x*, i.e. removes it from ISA-bus memory address on exit from *T3CC.EXE* utility.

**-ipXXX** Specifies *XXX* hex I/O base address for host ISA-bus I/O interface. If this option is omitted, then default factory setting in accordance with table 2-5 will be used.

### Utility Options

**-?** Display list of available options for *T3COFF.EXE* utility. Help list is also displayed when *T3COFF.EXE* utility is invoked without command line options and parameters.

In case no errors are detected by *T3COFF.EXE* utility, then exit code '0' will be returned, otherwise exit code '1' will be generated.

**CAUTION**

If *T3COFF.EXE* utility is used with *-lr* command line option (or when *-lg*, *-ll* and *-ln* options are not specified) and if either emulation controller (*ECC*) or *UECMX* emulation control DCM is installed or any of TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator is attached, then the following error message may appear:

*error: missing DSP handshaking*

This error message states that the TMS320C3x DSP cannot be initialized correctly during uploading of TMS320C3x DSP on-chip memory or peripherals. This problem is caused by DSP on-chip execution controller that is locked by attached emulator or *ECC/UECMX*.

In order to avoid this problem you have to reset the *ECC/UECMX* or attached emulator. The emulator can be reset using the supplied software reset utility, whereas *ECC/UECMX* can be reset by invoking *T3CC.EXE* utility program with the *-er* command line option.

### 4.3 **BSF-files**

Along with standard TI COFF-files, *TORNADO-3x* utility software supports binary files with sectional data structure (*binary section format*, *BSF*-files) for high speed program/data upload from host PC disk drive to the on-board SRAM, PIOX and TMS320C3x DSP environment. *BSF*-files also provides security for distribution of user DSP application software since symbolic information is removed from *BSF*-files.

Data transfer for *BSF*-files between host PC disk drive and on-board *TORNADO-3x* SRAM, PIOX and TMS320C3x DSP environment is performed at full speed without utilization of *UECMX* emulation control module or *ECC* emulator chip and TMS320C3x on-chip scan-path interface.

*TORNADO-3x* utility software tools, which support *BSF*-files, assume conversion of source software program and data modules for TMS320C3x DSP to *BSF*-file format. Source software modules for *BSF*-files can comprise from TI COFF-file (output files from TI floating-point DSP C/Assembly compilers), binary files and hex files. *BSF*-files can be iteratively linked from multiple different source modules.

#### **Structure of BSF-files**

*BSF*-file consists of multiple sequential data sections that are actually the binary data for continuous target memory sections. Each section should be loaded at specified target address. A length of each data section and number of sections are not limited.

*BSF*-files have smaller total file length due to removal of unused target memory inter-sectional information and due to the binary data format used.

*BSF*-files have advantages against Intel MCS-86 HEX, Motorola-S, Tektronix HEX, Texas Instruments COFF, etc. file with sectional format since they do not require run-time interpreting and conversion of data, have smaller total length and can be downloaded directly from host disk drive at the highest speed available.

The *BSF*-file comprises of the *global file descriptor* that is located in the very beginning of the *BSF*-file, and of the succeeding binary data sections each containing *section descriptor* and binary data (fig.4-1).




Fig.4-1. Structure of *BSF*-file comprising of *N* sections.

Global *BSF*-file descriptor specifies number of sections in file and includes some security information required for identification and integrity control.

Each *BSF*-file section descriptor specifies data words format, section length in word units, start address and includes some security information required for identification and integrity control.

Tables 4-1 and 4-2 list structures of the global section descriptor for the *BSF*-files.

Table 4-1. Structure of global *BSF*-file descriptor.

<i>byte number</i>	<i>data type</i>	<i>field identifier</i>	<i>description</i>
0	Character	CS	Check sum of global file descriptor data starting from the <i>ID_Rev</i> field and up to the <i>File_Length</i> field. Check sum is defined as the inverse module 256 binary sum of all bytes included.
1-3	Character	<i>ID_Rev</i>	Global file descriptor identifier. This field should read and write as 10H, 0H, 1H bytes.
4-7	Long Integer	<i>Sections</i>	Number of <i>BSF</i> -sections.
8-15	Double Long Integer	<i>File_Length</i>	File length in bytes.

Table 4-2. Structure of *BSF*-file section descriptor.

<i>byte number</i>	<i>data type</i>	<i>field identifier</i>	<i>description</i>
0	Character	CS	Check sum of section descriptor data starting from the <i>ID_Rev</i> field and up to the <i>Section_Length</i> field. Check sum is defined as the inverse module 256 binary sum of all bytes included.
1-3	Character	<i>ID_Rev</i>	Section descriptor identifier. This field should read and write as 80H, 0H, 1H bytes.
4-5	Integer	<i>Word_Data_Bits</i>	Data word length in bits. Values 68 (8, 16, 24, 32, etc) are valid.
6-13	Double Long Integer	<i>Load_Address</i>	Specifies 64-bit target start address of the section data. Address is specified in the word units.
13-21	Double Long Integer	<i>Section_Length</i>	Section length in word units.

## 4.4 Creating and Editing *BSF*-files

*BSF*-files can be created from source HEX- and BIN-files using *H32BSF.EXE* and *BINBSF.EXE* software converters. You can provide conversion from the following source data files :

- from source \*.H32 files that should be in Intel MSC-86 HEX (Extended Intel HEX) with 32-bit address/data words (using the *H32BSF.EXE* software converter)
- from source \*.OUT TI COFF files that are generated by TI floating point DSP C and Assembler compilers (using the *H32BSF.EXE* software converter)
- from source \*.BIN binary files (using the *BINBSF.EXE* software converter).

All software converters support append mode (command line option **-a**) in order to append new data sections to the end of existing *BSF*-file. This allows to assemble multi-sectional *BSF*-files from different source files with different source data formats.

*BSF*-file software editor is used in order to list the *BSF*-file directory and to remove undesired data sections.

### Conversion of Intel MCS-86 HEX files (.H32 ) into *BSF*-files (.BSF)

*H32BSF.EXE* software converter provides conversion of source .H32 files in Intel MCS-86 HEX (Extended Intel HEX) format with 32-bit address/data words into the corresponding *BSF*-files

**\*.H32 → \*.BSF**

Since Intel MCS-86 HEX format is the industry standard format and is supported by almost all compilers, the *H32BSF.EXE* utility may be used for conversion of source program modules generated by different compilers for TMS320C3x DSP chips.

*H32BSF.EXE* software converter should be invoked from DOS command line:

*H32BSF in\_file[.H32] out\_file[.BSF] [-a]*

where:

<i>in_file</i>	denotes source Intel MCS-86 HEX (Extended Intel HEX) file with 32-bit address/data words. If file extension is not specified, default .H32 file extension is assumed.
<i>out_file</i>	output <i>BSF</i> -file. If file extension is not specified, default .BSF file extension is assumed.
<i>-a</i>	command line option, which specifies that the converted source data sections should be appended to the end of existing <i>BSF</i> -file. If output <i>BSF</i> -file do not exist, then <i>-a</i> option is ignored and new <i>BSF</i> -file is created. If <i>-a</i> option is not specified, then existing <i>BSF</i> -file will be overwritten.

In case no errors are detected by *H32BSF.EXE* software converter, then exit code '0' will be returned, otherwise exit code '1' will be returned.

### Conversion of TI COFF files (.OUT) into BSF-files (.BSF)

Conversion of TI COFF files (.OUT), which are generated by TI floating point DSP C/Assembler compilers, into the corresponding *BSF*-files, can be performed by means of intermediate conversion of source COFF files into Intel MCS-86 HEX files .H32 and further conversion into *BSF*-file using TI *H32BSF.EXE* software converter:

*\*.OUT → \*.H32 → \*.BSF*

*HEX30.EXE* utility (version 4.50 or later) must be used to convert source TI COFF files (.OUT) into Intel MCS-86 HEX files (.H32) with 32-bit address/data words:

*HEX30 -I -memwidth 32 -romwidth 32 IN\_FILE.OUT -o OUT\_FILE.H32*

*HEX30.EXE* utility is standard software utility included with TI floating point DSP C/Assembler compiler tools. To get more information about *HEX30.EXE* utility refer to original TI documentation.

Final conversion of .H32 file into the corresponding *BSF*-file must be done by *H32BSF.EXE* software converter (refer to the corresponding subsection earlier in this section).

### Conversion of Binary Files (.BIN) into the BSF-files (.BSF)

Conversion of binary source files .BIN with different source data formats (8-bit bytes, 16-bit and 32-bit words) into the corresponding *BSF*-files .*BSF*

*\*.BIN → \*.BSF*

can be performed using *BINBSF.EXE* software converter, which is included with utility software for *TORNADO-3x*.

*BINBSF.EXE* software converter performs conversion of source .BIN binary file and adds only one section into output *BSF*-file. The *-a* command line option may be used in order to append new sections to existing *BSF*-files.

*BINBSF.EXE* software converter is useful for including large binary data tables into *BSF*-files, as well as for conversion of source program or data modules in binary format into *BSF*-files for *TORNADO-3x*.

*BINBSF.EXE* software converter should be invoked from DOS command line:

```
BINBSF in_file[.BIN] out_file[.BSF] -fb/-fw16/-fw32 -IXXXXXXX [-a]
```

where:

<i>in_file</i>	denotes source binary file. If file extension is not specified, default <i>.BIN</i> file extension is assumed.
<i>out_file</i>	output <i>BSF</i> -file. If file extension is not specified, default <i>.BSF</i> file extension is assumed.
<i>-fb</i>	specifies that source data are in 8-bit (byte) data word format. This option is alternative to <i>-fw16</i> and <i>-fw32</i> options.
<i>-fw16</i>	specifies that source data are in 16-bit data word format. In case source data contains non integer number of 16-bit data words, then the generated section for <i>BSF</i> -file will be supplied with corresponding number of zero bytes. This option is alternative to <i>-fb</i> and <i>-fw32</i> options.
<i>-fw32</i>	specifies that source data are in 32-bit data word format. In case source data contains non integer number of 32-bit words, than the generated section for <i>BSF</i> -file will be supplied with corresponding number of zero bytes. This option is alternative to <i>-fb</i> and <i>-fw16</i> options.
<i>-IXXXXXXX</i>	specifies hex starting (loading) address <i>XXXXXXX</i> of converted data in the address space of <i>TORNADO-3x</i> on-board TMS320C3x DSP chip. Starting address is specified in units of selected data words (defined by <i>-fb/-fw16/-fw32</i> options). In case data format is defined as 8-bit (byte) format (option <i>-fb</i> ), then starting address is the address of first byte of section data in continuous bytes address space. In case data format is defined as 16-bit word format (option <i>-fw16</i> ), then starting address is the address of first 16-bit word of section data in continuous 16-bit words address space. In case data format is defined as 32-bit word format (option <i>-fw32</i> ), then starting address is the address of first 32-bit word of section data in continuous 32-bit words address space.
<i>-a</i>	specifies that converted source data section will be appended to the end of existing output <i>BSF</i> -file. If output <i>BSF</i> -file does not exist, then <i>-a</i> option is ignored and new <i>BSF</i> -file will be created. If the <i>-a</i> option is not specified, then existing <i>BSF</i> -file will be overwritten.

In case no errors are detected by *BINBSF.EXE* software converter, then exit code '0' will be returned, otherwise exit code '1' will be returned.

### Viewing Directory and Editing *BSF*-file

When using *BSF*-files you may want to list *BSF*-file directory or to remove undesired data section from *BSF*-file. This may be performed using *BSFEDIT.EXE* software editor that is included with utility software for *TORNADO-3x*.

```
BSFEDIT in_file[.BSF] -dN
```

where:

<i>in_file</i>	denotes source and output <i>BSF</i> -file. If file extension is not specified, default .BSF file extension is assumed.
<i>-dN</i>	specifies that <i>N</i> -th data section should be removed from <i>BSF</i> -file. <i>N</i> value should be not greater than number of sections in <i>BSF</i> -file.

In order to display directory of *BSF*-file, the *BSFEDIT.EXE* utility should be invoked with source *BSF*-file name specified only.

In case no errors are detected by *BSFEDIT.EXE* utility, then exit code '0' will be returned, otherwise exit code '1' will be generated.

## 4.5 TORNADO-3x *BSF*-file Loader (*T3BSFLD.EXE*)

Uploading of *BSF*-files into *TORNADO-3x* on-board SRAM, PIOX and TMS320C3x DSP on-chip environment can be performed by means of *T3BSFLD.EXE* software utility, that is included with utility software for *TORNADO-3x*. *T3BSFLD.EXE* utility loads *BSF*-file into *TORNADO-3x* environment via host ISA-bus memory interface without utilization of *UECMX* module.

*BSF*-file can be uploaded into the *TORNADO-3x* environment using different modes:

- *standard mode*, i.e. when data is uploaded to on-board SRAM/PIOX via host ISA-bus memory interface without affecting TMS320C3x DSP chip reset line and SB locking
- *reset mode*, i.e. when data is uploaded to on-board SRAM/PIOX and TMS320C3x DSP on-chip environment via host ISA-bus memory interface while holding TMS320C3x DSP in 'RESET' state
- *global SB locking mode*, i.e. when data is uploaded to on-board SRAM/PIOX via host ISA-bus memory interface using global SB locking
- *SB locking mode*, i.e. when data is uploaded to on-board SRAM/PIOX via host ISA-bus memory interface using the SB locking.

All modes except for *reset mode* provide uploading of *BSF*-file into SRAM/PIOX only. However, these modes do not effect reset signal for TMS320C3x DSP, and data can be uploaded in parallel with TMS320C3x DSP running.

*Reset mode* provides uploading of *BSF*-file into both on-board SRAM/PIOX and TMS320C3x DSP on-chip environment (including DSP on-chip memory and peripherals). This is performed by means of using run-time TMS320C3x loader that is loaded into on-board SRAM/PIOX and then removed automatically by *T3BSFLD.EXE* utility each time loader recognizes that *BSF*-file data section should be loaded into the DSP on-chip resources.

Uploading of *BSF*-file into *TORNADO-3xL* is performed by invoking *T3BSFLD.EXE* utility from DOS command line:

```
T3BSFLD FILE.BSF [-option1] [-option2] [-option3] ...
```

The following is list of command line options for *T3BSFLD.EXE* utility, which are grouped into several functional groups:

### Upload Mode Control

<i>-lr</i>	Set <i>RESET</i> mode for uploading of <i>BSF</i> -file. <i>BSF</i> -file is uploaded while holding TMS320C3x DSP in 'RESET' state by means of clearing <i>MRES</i>
------------	---



bit of *CONTROL REGISTER*. This mode is used for uploading of source program/data modules and supports uploading into both on-board SRAM/PIOX and TMS320C3x DSP on-chip memory and peripherals. TMS320C3x DSP can be placed into the 'RUN' state on exit from *T3BSFLD.EXE* utility using *-cr0* command line option. The *-lg* option is used as default if none of *-lg*, *-ll* and *-ln* options is specified.

- lg* Set *GLOBAL SB LOCKING* mode for uploading of *BSF*-file. *BSF*-file is uploaded into on-board SRAM/PIOX while holding SB locking by means of setting *SB\_GLOCK* bit of *CONTROL REGISTER*. TMS320C3x DSP will not be able to access SRAM/PIOX until uploading will be finished. TMS320C3x DSP on-chip resources cannot be loaded in this mode. This mode is normally used for uploading of shared data into on-board SRAM/PIOX while TMS320C3x DSP is executing a program.
- ll* Set *SB LOCKING* mode for uploading of *BSF*-file. *BSF*-file is uploaded into on-board SRAM/PIOX while holding SB locking by means of setting *SB\_LOCK* bit of *CONTROL REGISTER*. TMS320C3x DSP will not be able to access SRAM/PIOX until uploading will be finished. TMS320C3x DSP on-chip resources cannot be loaded in this mode. This mode is normally used for uploading of shared data into on-board SRAM/PIOX while TMS320C3x DSP is executing a program.
- ln* Set *STANDARD* mode for uploading of *BSF*-file. *BSF*-file is uploaded without affecting 'RESET' state of TMS320C3x DSP and without SB locking. TMS320C3x DSP will be able to access on-board SRAM/PIOX during uploading of *BSF*-file. The on-board TMS320C3x DSP on-chip resources cannot be loaded during this mode. This mode is normally used for uploading of run-time program or data into on-board SRAM/PIOX while on-board TMS320C3x DSP chip is executing a program.
- xi* Exclude uploading of TMS320C3x DSP on-chip memory and peripherals when using *RESET* mode for uploading. This option should be used together with *-lr* option only.

### Setting Format of Host SB Data Cycle

- bcb* Set 8-bit (byte) format for host SB data cycle. Corresponds to setting of {*SB\_CCL-0*,*SB\_CCL-1*} bit field of the *CONTROL REGISTER* to the {0,0} state. This option is used as default when none of *-bch* and *-bcw* options is specified.
- bch* Set 16-bit (halfword) format for host SB data cycle. Corresponds to setting of {*SB\_CCL-0*,*SB\_CCL-1*} bit field of *CONTROL REGISTER* to the {1,0} state.
- bcw* Set 32-bit (word) format for host SB data cycle. Corresponds to setting of {*SB\_CCL-0*,*SB\_CCL-1*} bit field of *CONTROL REGISTER* to the {0,1} state.

### Restarting TMS320C3x DSP on Exit

**-cr0** Remove reset signal for TMS320C3x DSP and put DSP into the program execution state on exit from *T3BSFLD.EXE* utility. This option corresponds to setting *MRES* bit from *CONTROL REGISTER*.

### Setting Base Addresses of ISA-bus Memory and I/O Interfaces

**-imXXXXX** Set *XXXXX* hex ISA-bus memory base address for host ISA-bus memory interface of *TORNADO-3x* in accordance with table 2-3 (load *ISA\_MI\_BADDR\_FRG* flag register). If *T3CC.EXE* utility is invoked with *-bd* or *-bw* command line options and option *-im* is not specified (or *ISA\_MI\_BADDR\_FRG* flag register was not loaded previously), then the default *D8000H* ISA-bus memory base address will be used for host ISA-bus memory interface during host-to-SB access, and option *-im0* will be automatically executed on exit from *T3CC.EXE* utility in order to deactivate host ISA-bus memory interface afterthat.

**-im0** Deactivates host ISA-bus memory interface of *TORNADO-3x*, i.e. removes it from ISA-bus memory address on exit from *T3CC.EXE* utility.

**-ipXXX** Specifies *XXX* hex I/O base address for host ISA-bus I/O interface. If this option is omitted, then default factory setting in accordance with table 2-5 will be used.

### Utility Options

**-?** Display list of available options for *T3BSFLD.EXE* utility. Help list is also displayed when *T3BSFLD.EXE* utility is invoked without command line options and parameters.

In case no errors are detected by *T3BSFLD.EXE* utility, then exit code '0' will be returned, otherwise exit code '1' will be generated.

**CAUTION**

If *T3BSFLD.EXE* utility is used with *-lr* command line option (or when *-lg*, *-ll* and *-ln* options are not specified) and if either *UECMX* module is installed or any of TI XDS510 or MicroLAB' *MIRAGE-510DX* emulator is attached, then the following error message may appear:

*error: missing DSP handshaking*

This error message states that the TMS320C3x DSP cannot be initialized correctly during uploading of TMS320C3x DSP on-chip memory or peripherals. This problem is caused by DSP on-chip execution controller that is locked by attached emulator or *UECMX*.

In order to avoid this problem you have to reset *UECMX* or attached emulator. The emulator can be reset using the supplied software reset utility whereas *UECMX* can be reset by invoking *T3CC.EXE* utility program with *-er* command line option.



## Appendix A. On-board Jumpers, Connectors and Sockets.

This Appendix includes a summarized description for *TORNADO-3x* on-board configuration jumpers, connectors, switches and sockets.

Layout for different *TORNADO-3x* boards with on-board configuration jumpers, connectors, switches and sockets is presented at fig.A-1.




Fig.A-1a. On-board layout for *TORNADO-31*.




Fig.A-1b. On-board layout for TORNADO-31Z.




Fig.A-1c. On-board layout for TORNADO-31M.




Fig.A-1d. On-board layout for TORNADO-33.

On-board Switches

On-board switches for TORNADO-3x DSP systems are summarized in table A-1.

Table A-1. On-board switches for TORNADO-3x.

switch #	switch function description	reference information
SW1	ISA -bus I/O base address for host ISA-bus I/O interface.	section 2.5 table 2-5
SW2	PIOX data ready controller operation mode selector. (TORNADO-31 only)	section 2.6 table 2-15

On-board Configuration Jumpers

On-board configuration jumpers for TORNADO-3x DSP systems are summarized in table A-2.

Table A-2a. On-board configuration jumpers for TORNADO-31/31Z/31M.

jumper #	jumper function description	reference information
J1	Host ISA-bus interrupt request line selector.	sections 2.5, 3.2

J2	On-board SRAM banks size selector. ( <i>TORNADO-31Z/31M</i> only)	sections 3.5 table 3-1
J3	SRAM/DIP chips type selector. ( <i>TORNADO-31Z</i> only)	section 3.5 table 3-2

*Table A-2b.* On-board configuration jumpers for *TORNADO-33*.

jumper #	jumper function description	reference information
J1	Host ISA-bus interrupt request line selector.	sections 2.5, 3.2
J2	JTAG terminator.	Sections 2.8 fig.2-24, 2-25, 2-26

### On-board Connectors

On-board connectors for *TORNADO-3x* DSP systems are summarized in table A-3.

*Table A-3a.* On-board connectors and headers for *TORNADO-31/31Z/31M*.

connector #	connector function description	reference information
JP1	MPSD-IN connector for connection to external C3x emulator.	section 2.8 fig.2-15, 2-16
JP2 JP3	SIOX-A/B expansion interface sites headers.	section 2.7 fig.2-13
JP4	PIOX/PIOX-16 expansion interface site header. ( <i>TORNADO-31</i> only).	section 2.6 fig.2-7
JP5	UECMX site header. ( <i>TORNADO-31/31Z</i> only)	sections 2.8 fig.2-15, 2-17, 2-27b

*Table A-3b.* On-board connectors and headers for *TORNADO-33*.

connector #	connector function description	reference information
JP1	UECMX site header.	Sections 2.8 fig. 2-22..2-27



<i>JP2</i> <i>JP3</i>	JTAG-IN and JTAG-OUT connectors for connection to external JTAG emulator.	section 2.8 fig. 2-21
<i>JP4</i>	PIOX/PIOX-16 expansion interface site header.	Section 2.6 fig.2-7
<i>JP6</i> <i>JP7</i>	SIOX-A/B expansion interface sites headers.	section 2.7 fig.2-13

### On-board Sockets

On-board sockets for *TORNADO-31Z/31M* DSP systems are summarized in table A-4.

*Table A-4.* On-board sockets for *TORNADO-31Z/31M*.

socket #	switch function description	reference information
<i>S1</i> <i>S2</i>	PLCC-68 sockets for SRAM/PLCC banks #0 and #1.	section 3.5 fig.3-1, 3-2
<i>S5-1</i> <i>S5-2</i> <i>S5-3</i> <i>S5-4</i>	DIP-28/DIP32 sockets for SRAM/DIP chips for SRAM bank #0 ( <i>TORNADO-31Z</i> only).	section 3.5 fig.3-3
<i>S6</i>	PLCC-44 socket for <i>ECC</i> ( <i>TORNADO-31M</i> only).	sections 2-8, 3-5; fig.2-19, 2-20, 3-5



## Appendix B. Glossary of Terms.

This Glossary contains definition for terms and other synchronism used along in this databook.

### A

### B

#### *BSF*

Binary Section Format files. Refer to section 4.3, 4.4 and 4.5 for more details.

### C

#### *CLEAR\_MH\_RQ\_FRG*

Write-only flag register of host ISA-bus I/O interface, which clears the *MH\_RQ* flag bit (DSP-to-host interrupt request) in *SYS\_STATUS\_FRG* flag register of host ISA-bus I/O interface. Refer to sections 2.3 and 2.5 for more details.

#### *CLEAR\_SB\_ERROR\_FRG*

Write-only flag register of host ISA-bus I/O interface, which clears the *SB\_ERROR* flag bit in *SYS\_STATUS\_FRG* flag register of host ISA-bus I/O interface. Refer to sections 2.4 and 2.5 for more details.

#### *COFF*

Common object file format files, which are output from the TI TMS320 DSP compiler tools. These files are loaded to the DSP environment either via JTAG emulator or via host ISA-bus interface using *T3COFF.EXE* software utility. Refer to section 4.2 for more details.

#### *COMPAT\_FRG*

Flag register of host ISA-bus I/O interface of *TORNADO-33* DSP system, which controls enhanced features of *TORNADO-33* DSP system and compatibility with *TORNADO-31/31Z/31M* DSP systems. Refer to sections 2.3 and 2.5 for more details.

#### *CONTROL REGISTER*

Register of host ISA-bus I/O interface, which controls the DSP reset signal, SB access cycles format, SB locking mechanism and some interrupt enable masks. Refer to section 2.5 for more details.

### D

*DEV\_ID0\_FRG and DEV\_ID1\_FRG*

Read-only flag registers of host ISA-bus I/O interface, which contains device ID for *TORNADO-3x* DSP system. Refer to section 2.5 for more details.

*DSP\_STATUS\_FRG*

Read-only flag register of host ISA-bus I/O interface, which contains current DSP status for ID for *TORNADO-3x* DSP system. Refer to section 2.5 for more details.

*DSP\_PXSX\_SFT\_RESET\_EN*

Bit of *COMPAT\_FRG* flag register of host ISA-bus I/O interface of *TORNADO-33* DSP system, which controls the mechanism for generation of reset signals for SIOX and PIOX/PIOX-16 DCM sites. Refer to sections 2.3 and 2.5 for more details.

**E***ECC*

Emulation Controller Chip (also known as TBC), which is used for emulation control of TMS320C3x DSP via DSP on-chip MPSD port. Refer to section 2.8 and to TI documentation for more details.

**F***FLAG DATA REGISTER*

Register of host ISA-bus I/O interface, which contains read/write data for particular flag register, which is selected by the *FLAG SELECTOR REGISTER*. Refer to section 2.5 for more details.

*FLAG SELECTOR REGISTER*

Register of host ISA-bus I/O interface, which selects particular flag register for further read/write via *FLAG DATA REGISTER*. Refer to section 2.5 for more details.

**G****H***HM\_RQ*

Host-to-DSP interrupt request, which is generated when host writes to the *SET\_HM\_RQ\_FRG* flag register of host ISA-bus I/O interface. Refer to sections 2.3 and 2.5 for more details.

*Host ISA-bus interface*

*TORNADO-6x* on-board host ISA-bus interface, which comprises of host ISA-bus memory interface and host ISA-bus I/O interface. Refer to sections 2.4 and 2.5 for more details.

## I

### *IRQ-0, IRQ-1, IRQ-2,*

External hardware DSP interrupt request from SIOX and PIOX/PIOX-16 daughter-card sites, which can generate active DSP interrupt request. Refer to sections 2.3, 2.6 and 2.7 for more details.

### *ISA\_ECC\_BADDR\_FRG*

Flag register from host ISA-bus I/O interface, which defines I/O base address of the ECC for host ISA-bus I/O interface. Refer to sections 2.5 and 2.8 for more details.

### *ISA\_MI\_BADDR\_FRG*

Flag register from host ISA-bus I/O interface, which defines SMP ISA-bus memory base address within the UMB area of host PC environment. Refer to sections 2.4 and 2.5 for more details.

## J

### *JTAG*

Joint Test Action Group interface, which is a part of the TMS320C2xx/VC33/C4x/C5x/C54x/C6x/C8x DSP on-chip hardware and is used for debugging the TMS320VC33 DSP hardware/software for *TORNADO-33* DSP system using external JTAG emulators (TI XDS510 and MicroLAB' *MIRAGE-510DX*, *UECMX*).

### *JTAG-IN, JTAG-OUT*

On-board input and output connectors for *TORNADO-33* DSP system, which are used for connection to external JTAG emulator and to the next device/board in JTAG path correspondingly. Refer to section 2.8 for more details.

### *JTAG TERMINATOR*

On-board jumper for *TORNADO-33* DSP system, which must be installed at the last board in JTAG path in order to terminate JTAG path for connection to external JTAG emulator. Refer to section 2.8 for more details.

## K

## L

## M

### *MH\_RQ*

DSP-to-Host interrupt request source, which is generated when DSP executes the *IACK* instruction. Refer to sections 2.3 and 2.5 for more details.

### *MicroPC*

Industrial PC form-factor from Octagon Systems Inc.

### *MLock*

SB lock from DSP, which might be set by DSP software in order to lock SB during execution of TMS320C3x interlock instructions. Refer to section 2.3 for more details.

### *MPSD*

Modular Port Scan Device interface, which is a TI propriety and is a part of the TMS320C3x DSP on-chip hardware and is used for debugging the DSP hardware/software using external MPSD emulators (TI XDS510 and MicroLAB' *MIRAGE-510DX*).

## N

## O

## P

### *PIOX*

Parallel I/O eXpansion interface site for compatible daughter-card modules (DCM). Refer to section 2.6 for more details.

### *Pod*

Electronic device, which connects PC plug-in JTAG/MPSD emulator board with JTAG/MPSD interface of target external TMS320 DSP.

### *PX SX\_RUN*

*TORNADO-33* on-board register within the DSP environment, which offers control over reset signals for SIOX and PIOX/PIOX-16 daughter-card sites. Refer to section 2.3 for more details.

## Q

## R

## S

### **SRAM**

Static RAM, which is a part of on-board DSP environment. Refer to section 2.3 for more details.

### **Shared Bus (SB)**

**TORNADO-3x** on-board data bus, which connects on-board SRAM and PIOX resources with DSP and host ISA-bus memory interface bus masters. SB offers shared access to the on-board SRAM and PIOX shared resources for the on-board TMS320C3x DSP and host ISA-bus memory interface. Host ISA-bus memory interface can provide access to SRAM and PIOX both in random and block data transfer modes in parallel with DSP operation and almost without consuming the DSP time. Refer to section 2.2 for more details.

### **SB Access Timeout**

Timeout condition for host-to-SB access via host ISA-bus memory interface, which generates active **SB\_ERROR** flag bit in **SYS\_STATUS\_FRG** flag register of host ISA-bus I/O interface. Refer to sections 2.4 and 2.5 for more details.

### **SB\_CCL**

Data bit field of **CONTROL REGISTER** from host ISA-bus I/O interface, which defines data access format for host-to-SB access cycles. Refer to section 2.4 and 2.5 for more details.

### **SB Data Cycles Format**

Data bus width for SB access cycles. This is 8/16/32-bit data formats for DSP access cycles and host ISA-bus memory interface cycles. Refer to section 2.2 and 2.4 for more details.

### **SB\_ERROR**

Flag bit in **SYS\_STATUS\_FRG** flag register of host ISA-bus I/O interface, which indicates that the timeout condition has been occurred for host-to-SB access via host ISA-bus memory interface. Refer to sections 2.4 and 2.5 for more details.

### **SB\_GLOCK**

Bit of **CONTROL REGISTER** from host ISA-bus I/O interface, which allows immediate SB locking by host ISA-bus memory interface. Refer to sections 2.4 and 2.5 for more details.

### **SB Locking**

SB acquisition feature, which offers monopoly access to SB for either DSP or host ISA-bus memory interface and prevents another SB master to access SB. Refer to sections 2.2 and 2.4 for more details.

### **SB\_LOCK**

Bit of **CONTROL REGISTER** from host ISA-bus I/O interface, which allows the deferred SB locking by host ISA-bus memory interface. Refer to sections 2.4 and 2.5 for more details.

**SB PAGE MAPPER**

SB base address register from host ISA-bus I/O interface, which defines base address for 32KB SMP page for further host-to-SB access from host ISA-bus memory interface. Refer to sections 2.4 and 2.5 for more details.

**SET\_HM\_RQ\_FRG**

Write-only flag register of host ISA-bus I/O interface, which generates *HM\_RQ* host-to-DSP interrupt request. Refer to sections 2.3 and 2.5 for more details.

**SIOX**

Serial I/O eXpansion interface sites for compatible daughter-card modules (DCM). Refer to section 2.7 for more details.

**SMP**

Shared memory page mechanism, which is used for host-to-SB access from host ISA-bus memory interface. SMP size is set to 32KB for *TORNADO-3x* DSP systems. Refer to sections 2.2 and 2.4 for more details.

**SMP ISA-bus Memory Base Address**

Host ISA-bus memory base address for SMP of host ISA-bus memory interface, which is mapped to the UMB area of host PC environment using *ISA\_MI\_BADDR\_FRG* flag register from *TORNADO-3x* host ISA-bus I/O interface. Refer to sections 2.4 and 2.5 for more details.

**SYS\_STATUS\_FRG**

Read-only flag register of host ISA-bus I/O interface, which comprises of flag bits of most important *TORNADO-3x* control signal. Refer to section 2.5 for more details.

**T****T3BSFLD.EXE**

*TORNADO-3x* BSF-files loader software utility. Refer to section 4.3, 4.4 and 4.5 for more details.

**T3CC.EXE**

*TORNADO-3x* Control center software utility. Refer to section 4.1 for more details.

**T3COFF.EXE**

*TORNADO-3x* COFF loader software utility. Refer to section 4.2 for more details.

**U****UECMX**

Universal Emulator Control daughter-card Module for *TORNADO* DSP Systems for ISA-bus and *MIRAGE-510DX* emulator.



**UMB**

Upper memory blocks area (below 1MB and higher than 640KB) of host PC memory.

**V****W****X****Y****Z**